Alternatives and similar repositories for Book-on-gm-ID-design

Users that are interested in Book-on-gm-ID-design are comparing it to the libraries listed below

• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆156Updated this week
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆89Updated last month
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆48Updated 9 months ago
• AbdelrahmanHassanMuhammed / Analog-IC-Design-Problems
  Solve one design problem each day for a month
  ☆43Updated 2 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆67Updated last year
• sscs-ose / sscs-ose-chipathon.github.io
  ☆79Updated 4 months ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆117Updated last month
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆161Updated 6 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated last year
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆46Updated 5 years ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆180Updated 3 weeks ago
• bmurmann / ADC-survey
  ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
  ☆195Updated 9 months ago
• siddhantladdha / analog_daddy
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆18Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated last week
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆71Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• abdelazeem201 / Cadence-RTL-to-GDSII-Flow
  In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.
  ☆62Updated last year
• muhammadaldacher / Analog-Design-of-Dynamic-Comparator
  This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…
  ☆14Updated last year
• sandarm-1 / Gm_over_Id_methodology
  Gm over Id methodology
  ☆23Updated 2 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆49Updated 3 months ago
• muhammadaldacher / muhammadaldacher
  ☆75Updated last month
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆64Updated 2 months ago
• AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
  Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
  ☆62Updated 2 years ago
• VardhanSuroshi / Memory-Design-And-Testing
  The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso
  ☆26Updated last year
• OS-EDA / Course
  Home of the open-source EDA course.
  ☆41Updated 2 months ago
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆31Updated 3 years ago
• Geetima2021 / PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm
  This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.
  ☆20Updated 3 years ago
• ShonTaware / OpenSource_Physical_Design
  This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK
  ☆38Updated 3 years ago
• muhammadaldacher / Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC
  This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …
  ☆28Updated 6 years ago
• Samaksh36 / Cadence_VLSI-Design-Flow
  RTL to GDS via Cadence Tools
  ☆11Updated 3 years ago