muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmpLinks
This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
☆38Updated 3 years ago
Alternatives and similar repositories for Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
Users that are interested in Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp are comparing it to the libraries listed below
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- A 10bit SAR ADC in Sky130☆25Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆20Updated 7 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆36Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆109Updated last month
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆172Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- ☆83Updated 11 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Updated 6 years ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- ☆43Updated 3 years ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆15Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Advanced integrated circuits 2023☆32Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 4 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago