muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
☆28Updated 2 years ago
Related projects: ⓘ
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆53Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆10Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆11Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆24Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆45Updated 5 months ago
- repository for a bandgap voltage reference in SKY130 technology☆29Updated last year
- A python3 gm/ID starter kit☆36Updated 2 weeks ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆133Updated 6 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆58Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- A 10bit SAR ADC in Sky130☆17Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆17Updated 3 years ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆65Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆27Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆40Updated 4 years ago
- All digital PLL☆24Updated 6 years ago
- Advanced integrated circuits 2023☆28Updated 6 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- ☆35Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆97Updated 6 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆18Updated 6 months ago
- Read Spectre PSF files☆49Updated 4 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 7 years ago