muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
☆28Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- A 10bit SAR ADC in Sky130☆20Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆54Updated 8 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated last week
- ☆39Updated 2 years ago
- Solve one design problem each day for a month☆38Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- ☆12Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆10Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆107Updated 8 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated last week
- ☆16Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆13Updated 5 years ago
- Advanced integrated circuits 2023☆29Updated 9 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- ☆10Updated 4 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆18Updated 3 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆10Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 9 months ago
- A python3 gm/ID starter kit☆39Updated 2 months ago
- ☆70Updated 2 months ago
- Python library for SerDes modelling☆57Updated 4 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago