muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmpLinks
This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
☆33Updated 3 years ago
Alternatives and similar repositories for Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
Users that are interested in Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp are comparing it to the libraries listed below
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆171Updated 9 months ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 3 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 2 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- ☆42Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆32Updated 6 years ago
- ☆84Updated 7 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Solve one design problem each day for a month☆46Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆74Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆158Updated 3 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆95Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆96Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆68Updated 5 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆163Updated 3 weeks ago