This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
☆44Mar 2, 2022Updated 4 years ago
Alternatives and similar repositories for Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
Users that are interested in Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆88Jun 12, 2023Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆216Nov 13, 2024Updated last year
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆23Feb 28, 2024Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆30May 30, 2024Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆213Oct 6, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Advanced integrated circuits 2023☆34Feb 25, 2024Updated 2 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆24Mar 15, 2026Updated 2 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆128Updated this week
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆33Aug 31, 2023Updated 2 years ago
- Solve one design problem each day for a month☆51Feb 3, 2023Updated 3 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Files for Advanced Integrated Circuits☆42Apr 14, 2026Updated last month
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆29Jun 29, 2024Updated last year
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21Updated this week
- Online viewer of Xschem schematic files☆30Dec 14, 2025Updated 5 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆31Mar 21, 2017Updated 9 years ago