shalan / AD_SAR_ADC
Digital Standard Cells based SAR ADC
☆11Updated 3 years ago
Related projects: ⓘ
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- Open Source PHY v2☆23Updated 4 months ago
- ☆19Updated 2 years ago
- sram/rram/mram.. compiler☆26Updated last year
- SRAM☆19Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆16Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆24Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 8 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆42Updated last year
- An automatic clock gating utility☆40Updated 2 months ago
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆21Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- APB UVC ported to Verilator☆11Updated 10 months ago
- Collection of test cases for Yosys☆17Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- Intel's Analog Detailed Router☆37Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- ☆18Updated 10 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆23Updated 2 months ago
- Library of open source Process Design Kits (PDKs)☆21Updated this week
- Source codes and calibration scripts for clock tree synthesis☆38Updated 4 years ago
- ☆14Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆21Updated last year