Digital Standard Cells based SAR ADC
☆14Aug 5, 2021Updated 4 years ago
Alternatives and similar repositories for AD_SAR_ADC
Users that are interested in AD_SAR_ADC are comparing it to the libraries listed below
Sorting:
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆13May 11, 2022Updated 3 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆28Jun 12, 2018Updated 7 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆195Nov 13, 2024Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- Generate subtitles for long movies / podcasts with OpenAI Whisper API.☆31Oct 7, 2023Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Controlled Invariant Sets in Two Moves☆14Dec 21, 2021Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- Translate a subset of C to Verilog☆12May 8, 2019Updated 6 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Feb 11, 2026Updated 3 weeks ago
- A 16-bit RISC-V Inspired ISA☆23Jul 19, 2025Updated 7 months ago