Digital Standard Cells based SAR ADC
☆14Aug 5, 2021Updated 4 years ago
Alternatives and similar repositories for AD_SAR_ADC
Users that are interested in AD_SAR_ADC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13May 11, 2022Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆28Jun 12, 2018Updated 7 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- do the performance test of ABACUS☆21Updated this week
- ☆19Jul 12, 2024Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆195Nov 13, 2024Updated last year
- A current mode buck converter on the SKY130 PDK☆36Jun 17, 2021Updated 4 years ago
- ☆16Feb 12, 2026Updated last month
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- A 16-bit RISC-V Inspired ISA☆23Jul 19, 2025Updated 8 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- macos driverkit driver for litepcie☆14Jan 3, 2025Updated last year
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆21Jun 15, 2021Updated 4 years ago
- Berkeley Analog Generator☆16Apr 3, 2019Updated 6 years ago
- Simulation code for "Capacity Limits and Multiplexing Gains of MIMO Channels with Transceiver Impairments" by Emil Björnson, Per Zetterbe…☆13Oct 27, 2017Updated 8 years ago
- Record of my M.S. Application☆16May 22, 2023Updated 2 years ago
- Example project announcing mDNS/Avahi services over dbus on resin.io☆17May 7, 2017Updated 8 years ago
- RCS(Radar Cross Section) calculator with Matlab and Python☆15Apr 3, 2019Updated 6 years ago
- All Digital Phase-Locked Loop (ADPLL)☆28Jan 16, 2024Updated 2 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆21Oct 17, 2022Updated 3 years ago
- Digital music synthesizer designed for the Zynq FPGA+SoC. Audio synthesis and digital signal processing is performed in hardware modules …☆27May 25, 2024Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Dec 21, 2018Updated 7 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆30Dec 29, 2017Updated 8 years ago