shalan / AD_SAR_ADC
Digital Standard Cells based SAR ADC
☆14Updated 3 years ago
Alternatives and similar repositories for AD_SAR_ADC:
Users that are interested in AD_SAR_ADC are comparing it to the libraries listed below
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- ☆16Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- ☆20Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 4 months ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 11 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- SRAM☆21Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated last year
- ☆40Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Open Source PHY v2☆27Updated 11 months ago
- ☆12Updated 2 years ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆14Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- ☆43Updated 5 years ago
- An automatic clock gating utility☆45Updated 8 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 8 months ago