shalan / AD_SAR_ADCLinks
Digital Standard Cells based SAR ADC
☆14Updated 3 years ago
Alternatives and similar repositories for AD_SAR_ADC
Users that are interested in AD_SAR_ADC are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Open Source PHY v2☆29Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- SystemVerilog RTL Linter for YoSys☆20Updated 7 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- ☆20Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆12Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆16Updated 2 years ago
- ☆41Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SRAM☆22Updated 4 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Characterizer☆24Updated last month
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆21Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- sram/rram/mram.. compiler☆35Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago