bmurmann / ADC-surveyLinks
ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
☆233Updated 3 months ago
Alternatives and similar repositories for ADC-survey
Users that are interested in ADC-survey are comparing it to the libraries listed below
Sorting:
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆171Updated 2 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆196Updated last month
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 4 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- ☆183Updated 4 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆108Updated 3 weeks ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- ☆156Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆302Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆377Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆97Updated last year
- Read Spectre PSF files☆69Updated 2 weeks ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆52Updated last year
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- ☆217Updated 9 months ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆193Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A seamless python to Cadence Virtuoso Skill interface☆244Updated 9 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Updated 6 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- ☆83Updated 11 months ago
- Advanced integrated circuits 2023☆32Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated last week
- Gm over Id methodology☆34Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆54Updated 3 years ago