bmurmann / ADC-survey
ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
☆176Updated 5 months ago
Alternatives and similar repositories for ADC-survey:
Users that are interested in ADC-survey are comparing it to the libraries listed below
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆115Updated 10 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆141Updated 2 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆42Updated 4 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆145Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆166Updated last month
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆61Updated 10 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆306Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- Advanced integrated circuits 2023☆29Updated 11 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆244Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆254Updated 2 months ago
- Solve one design problem each day for a month☆39Updated last year
- ☆146Updated 2 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆51Updated 6 years ago
- Read Spectre PSF files☆56Updated 2 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆23Updated 5 years ago
- ☆132Updated 3 years ago
- Python library for SerDes modelling☆62Updated 6 months ago
- ☆130Updated 2 years ago
- ☆62Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- Learning to do things with the Skywater 130nm process☆75Updated 4 years ago
- ☆72Updated 2 weeks ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆149Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆46Updated 2 years ago