bmurmann / ADC-survey
ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
☆190Updated 7 months ago
Alternatives and similar repositories for ADC-survey:
Users that are interested in ADC-survey are comparing it to the libraries listed below
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆152Updated 4 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆132Updated 2 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 3 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆65Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆70Updated 2 years ago
- ☆138Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated last year
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆48Updated 3 years ago
- Advanced integrated circuits 2023☆30Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆264Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆312Updated last month
- Solve one design problem each day for a month☆40Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆165Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated 3 weeks ago
- ☆74Updated 2 months ago
- Read Spectre PSF files☆58Updated 3 weeks ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆22Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- ☆148Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆54Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- AXI interface modules for Cocotb☆244Updated last year
- ☆150Updated 2 years ago
- ☆63Updated last month
- ☆138Updated last week
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago