bmurmann / ADC-surveyLinks
ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
☆217Updated 2 months ago
Alternatives and similar repositories for ADC-survey
Users that are interested in ADC-survey are comparing it to the libraries listed below
Sorting:
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆164Updated 3 weeks ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆181Updated 11 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆167Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated this week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆102Updated 6 months ago
- ☆178Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆76Updated 2 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆367Updated last week
- Solve one design problem each day for a month☆48Updated 2 years ago
- Read Spectre PSF files☆69Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- ☆150Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆83Updated 9 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆35Updated 6 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆152Updated this week
- Python library for SerDes modelling☆74Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆46Updated last year
- ☆86Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆271Updated 2 weeks ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Updated 2 years ago
- A python3 gm/ID starter kit☆54Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆50Updated last month
- ☆106Updated 3 weeks ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago