bmurmann / ADC-surveyLinks
ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
☆208Updated 2 weeks ago
Alternatives and similar repositories for ADC-survey
Users that are interested in ADC-survey are comparing it to the libraries listed below
Sorting:
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆156Updated this week
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆168Updated 8 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆160Updated last week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- ☆157Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆31Updated 6 years ago
- Solve one design problem each day for a month☆44Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- ☆148Updated 2 years ago
- Read Spectre PSF files☆65Updated last week
- A python3 gm/ID starter kit☆51Updated 11 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated this week
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆34Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆84Updated 6 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆284Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- Advanced integrated circuits 2023☆30Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆92Updated 11 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- ☆83Updated last week
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆178Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago