bmurmann / ADC-surveyLinks
ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
☆215Updated last month
Alternatives and similar repositories for ADC-survey
Users that are interested in ADC-survey are comparing it to the libraries listed below
Sorting:
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆161Updated 2 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆176Updated 10 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆165Updated last month
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆99Updated 5 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated last week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆74Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- ☆174Updated 4 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- ☆150Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆40Updated last year
- Solve one design problem each day for a month☆46Updated 2 years ago
- Advanced integrated circuits 2023☆32Updated last year
- Read Spectre PSF files☆68Updated 2 months ago
- ☆84Updated 8 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆33Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- A python3 gm/ID starter kit☆53Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆357Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- ☆194Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- Course material for a basic hands-on analog circuit design course with IC emphasis☆145Updated this week
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆34Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago