muhammadaldacher / Analog-Design-of-Bootstrapped-SwitchLinks
This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A comparison is done between several topologies, showing the ENOB, SNR, & SFDR achieved in each case.
☆11Updated 6 years ago
Alternatives and similar repositories for Analog-Design-of-Bootstrapped-Switch
Users that are interested in Analog-Design-of-Bootstrapped-Switch are comparing it to the libraries listed below
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆156Updated this week
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆168Updated 8 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆162Updated last week
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆31Updated 6 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- Read Spectre PSF files☆65Updated last week
- Python library for SerDes modelling☆72Updated last year
- Advanced integrated circuits 2023☆30Updated last year
- A python3 gm/ID starter kit☆51Updated 11 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- Solve one design problem each day for a month☆44Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- ☆85Updated last week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- ☆84Updated 6 months ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆208Updated 2 weeks ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆46Updated last month
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago