muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A comparison is done between several topologies, showing the ENOB, SNR, & SFDR achieved in each case.
☆11Updated 5 years ago
Alternatives and similar repositories for Analog-Design-of-Bootstrapped-Switch:
Users that are interested in Analog-Design-of-Bootstrapped-Switch are comparing it to the libraries listed below
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- Advanced integrated circuits 2023☆30Updated last year
- Solve one design problem each day for a month☆42Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆27Updated 6 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆86Updated 2 weeks ago
- A python3 gm/ID starter kit☆47Updated 8 months ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆14Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Read Spectre PSF files☆61Updated last month
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated 2 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆43Updated last week
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆37Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆16Updated this week
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆60Updated 7 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆158Updated 5 months ago
- ☆78Updated 3 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago