muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A comparison is done between several topologies, showing the ENOB, SNR, & SFDR achieved in each case.
☆10Updated 5 years ago
Alternatives and similar repositories for Analog-Design-of-Bootstrapped-Switch:
Users that are interested in Analog-Design-of-Bootstrapped-Switch are comparing it to the libraries listed below
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆65Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated last year
- A python3 gm/ID starter kit☆47Updated 6 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- Advanced integrated circuits 2023☆30Updated last year
- Solve one design problem each day for a month☆40Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆29Updated 8 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆54Updated 6 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆152Updated 4 months ago
- Read Spectre PSF files☆58Updated 3 weeks ago
- Python library for SerDes modelling☆66Updated 8 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆132Updated 2 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆58Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- ☆74Updated 2 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆23Updated 8 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 9 months ago