muhammadaldacher / Analog-Design-of-Bootstrapped-SwitchLinks
This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A comparison is done between several topologies, showing the ENOB, SNR, & SFDR achieved in each case.
☆12Updated 6 years ago
Alternatives and similar repositories for Analog-Design-of-Bootstrapped-Switch
Users that are interested in Analog-Design-of-Bootstrapped-Switch are comparing it to the libraries listed below
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- Advanced integrated circuits 2023☆32Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Updated 6 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆175Updated 3 months ago
- A python3 gm/ID starter kit☆59Updated 3 weeks ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆109Updated last month
- Python library for SerDes modelling☆79Updated last year
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Updated 2 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- Read Spectre PSF files☆70Updated last month
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- A 10bit SAR ADC in Sky130☆26Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- ☆114Updated last month
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 5 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆52Updated last week
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆22Updated 3 years ago
- ☆83Updated 11 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago