This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A comparison is done between several topologies, showing the ENOB, SNR, & SFDR achieved in each case.
☆12Jul 8, 2019Updated 6 years ago
Alternatives and similar repositories for Analog-Design-of-Bootstrapped-Switch
Users that are interested in Analog-Design-of-Bootstrapped-Switch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆39Apr 7, 2019Updated 7 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆218Nov 13, 2024Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆91Jun 12, 2023Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated 2 years ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆91Mar 19, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆13Nov 23, 2020Updated 5 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆16Apr 27, 2026Updated last month
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆31Mar 21, 2017Updated 9 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated last year
- A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…☆40Sep 18, 2025Updated 9 months ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Dec 11, 2023Updated 2 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆73Apr 9, 2018Updated 8 years ago
- ☆14Oct 22, 2023Updated 2 years ago
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆22Apr 18, 2026Updated 2 months ago
- ☆15Jul 14, 2024Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆56Jun 4, 2026Updated 2 weeks ago
- Distributed variational Bayesian algorithms over sensor networks☆12Jun 30, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆54Jan 4, 2022Updated 4 years ago
- Tiny Tapeout project build tools + chip integration scripts☆33Updated this week
- 一些关于模拟集成电路设计的相关学习文档☆34Mar 3, 2023Updated 3 years ago
- ☆10Dec 18, 2024Updated last year
- ☆11Jul 25, 2024Updated last year
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆14Jul 23, 2025Updated 10 months ago