wulffern / sun_sar9b_sky130nmLinks
9-bit SAR in skywater 130 nm
☆14Updated 4 months ago
Alternatives and similar repositories for sun_sar9b_sky130nm
Users that are interested in sun_sar9b_sky130nm are comparing it to the libraries listed below
Sorting:
- Advanced Integrated Circuits 2024☆25Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated last year
- ☆12Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆41Updated 2 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆16Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- A python3 gm/ID starter kit☆48Updated 9 months ago
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆12Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 7 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆41Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- ☆46Updated 4 months ago
- An automatic clock gating utility☆48Updated last month
- Files for Advanced Integrated Circuits☆28Updated last week
- ☆79Updated 4 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago