9-bit SAR in skywater 130 nm
☆17Jan 15, 2025Updated last year
Alternatives and similar repositories for sun_sar9b_sky130nm
Users that are interested in sun_sar9b_sky130nm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆38Apr 7, 2019Updated 7 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆20Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆43Mar 2, 2022Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆57Mar 13, 2025Updated last year
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Updated this week
- A 10bit SAR ADC in Sky130☆35Dec 4, 2022Updated 3 years ago
- ☆16Jun 22, 2023Updated 2 years ago
- Custom IC Creator Simulation tools☆24Updated this week
- A python3 gm/ID starter kit☆76Jan 26, 2026Updated 2 months ago
- ☆128Feb 17, 2026Updated 2 months ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Design of LDO using open source SKY130PDK☆15Aug 24, 2024Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆26Jun 4, 2024Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated 11 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆85Jun 12, 2023Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Mar 17, 2019Updated 7 years ago
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- Maxima functions for circuit calculations☆22May 27, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆124Nov 21, 2025Updated 4 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆208Nov 13, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆25Dec 3, 2023Updated 2 years ago
- Advanced integrated circuits 2023☆33Feb 25, 2024Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆31Jul 30, 2022Updated 3 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆28Aug 15, 2025Updated 8 months ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆43Jun 13, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆26Apr 9, 2026Updated last week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 7 months ago
- Arduino platform definition for the WiPhone☆15Apr 21, 2019Updated 6 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago