9-bit SAR in skywater 130 nm
☆18Jan 15, 2025Updated last year
Alternatives and similar repositories for sun_sar9b_sky130nm
Users that are interested in sun_sar9b_sky130nm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆40Apr 7, 2019Updated 7 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Updated this week
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆44Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆17Apr 27, 2026Updated 2 months ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆14Apr 14, 2026Updated 2 months ago
- Custom IC Creator Simulation tools☆28Jun 22, 2026Updated 2 weeks ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆24Apr 18, 2026Updated 2 months ago
- A python3 gm/ID starter kit☆91May 22, 2026Updated last month
- ☆146Jun 16, 2026Updated 3 weeks ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆30May 30, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆35Jan 23, 2024Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆16Mar 17, 2019Updated 7 years ago
- Maxima functions for circuit calculations☆22May 27, 2020Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆32Feb 21, 2019Updated 7 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆26Mar 15, 2026Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆136Jun 10, 2026Updated 3 weeks ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆13Nov 23, 2020Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆25Dec 3, 2023Updated 2 years ago
- Advanced integrated circuits 2023☆35Feb 25, 2024Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆32Jul 30, 2022Updated 3 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 10 months ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆36Jun 2, 2026Updated last month
- ☆20May 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆43Jun 13, 2023Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆98Mar 6, 2022Updated 4 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆54May 28, 2026Updated last month
- Pulsar asynchronous synthesis framework☆13Jun 29, 2026Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆124Jul 31, 2021Updated 4 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 8 years ago