muhammadaldacher / Analog-design-of-4-bit-current-steering-DACsLinks
This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using high-swing cascode current mirror structures for the current source arrays.
☆20Updated 7 months ago
Alternatives and similar repositories for Analog-design-of-4-bit-current-steering-DACs
Users that are interested in Analog-design-of-4-bit-current-steering-DACs are comparing it to the libraries listed below
Sorting:
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆37Updated 3 years ago
- ☆17Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- ☆13Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 4 years ago
- ☆20Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- ☆43Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆12Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- Open Source PHY v2☆31Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆30Updated 5 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Open source process design kit for 28nm open process☆68Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago