muhammadaldacher / Analog-design-of-4-bit-current-steering-DACsLinks
This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using high-swing cascode current mirror structures for the current source arrays.
☆17Updated 2 months ago
Alternatives and similar repositories for Analog-design-of-4-bit-current-steering-DACs
Users that are interested in Analog-design-of-4-bit-current-steering-DACs are comparing it to the libraries listed below
Sorting:
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- ☆16Updated 2 years ago
- ☆12Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated this week
- ☆20Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆41Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated 2 weeks ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Open Source PHY v2☆29Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago