muhammadaldacher / RF-design-of-2.4-GHz-LNALinks
This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.
☆12Updated 6 years ago
Alternatives and similar repositories for RF-design-of-2.4-GHz-LNA
Users that are interested in RF-design-of-2.4-GHz-LNA are comparing it to the libraries listed below
Sorting:
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆80Updated 2 years ago
- Solve one design problem each day for a month☆49Updated 2 years ago
- ☆41Updated 3 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 5 years ago
- ☆17Updated 3 years ago
- ☆85Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Updated 2 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆13Updated 7 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ☆14Updated 2 years ago
- A 10bit SAR ADC in Sky130☆30Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- ☆117Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆28Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆106Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆17Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆175Updated 3 months ago
- ☆47Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago