Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS VLSI technology on Tanner EDA toolchain.
☆16Jan 2, 2021Updated 5 years ago
Alternatives and similar repositories for Layout-Design-for-an-8-bit-Microprocessor
Users that are interested in Layout-Design-for-an-8-bit-Microprocessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆32Jan 2, 2021Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆102Mar 19, 2026Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆99Jun 12, 2023Updated 3 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆23Apr 20, 2019Updated 7 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆42Apr 7, 2019Updated 7 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆29Jun 12, 2018Updated 8 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆25Updated this week
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆247Nov 13, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Jun 28, 2021Updated 5 years ago
- Benchmark circuits for analog defect simulation including P2427 standard validation☆12Jun 24, 2022Updated 4 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- Documentation for IHP 130nm BiCMOS Open Source PDK☆10Oct 14, 2026Updated 2 weeks ago
- ☆51Apr 26, 2024Updated 2 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- Standalone IP with ARM-AMBA/AXI capable device. Enables sending and receiving data via SpaceWire protocol. Tested on Xilinx FPGA (ZYNQ).☆13Jul 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- ECE 5745 Tutorial 6: Automated ASIC Flow☆10Feb 4, 2022Updated 4 years ago
- This is a Verilog controller for SSD1306 0.96'' OLED display.☆12Aug 4, 2023Updated 3 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆32Mar 9, 2021Updated 5 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- Using Xilinx Vitis, Vivado and Vitis HLS design program and running on Xilinx ZCU104 board☆13Sep 22, 2022Updated 4 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Aug 12, 2022Updated 4 years ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- RTL design of Systolic Arrays for matrix multiplication.☆16Dec 17, 2023Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- RP2350B based board with debugger, hdmi, microsd and more!☆18Aug 11, 2026Updated 2 months ago