muhammadaldacher / Layout-Design-for-an-8-bit-Microprocessor
Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS VLSI technology on Tanner EDA toolchain.
☆10Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Layout-Design-for-an-8-bit-Microprocessor
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- ☆39Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆49Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 7 months ago
- Solve one design problem each day for a month☆38Updated last year
- ☆12Updated 9 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆10Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Advanced integrated circuits 2023☆29Updated 8 months ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆11Updated 2 years ago
- ☆26Updated 7 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated 8 months ago
- Introductory course into static timing analysis (STA).☆64Updated last week
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- ☆10Updated 3 months ago
- ☆52Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago