muhammadaldacher / Layout-Design-for-an-8-bit-Microprocessor
Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS VLSI technology on Tanner EDA toolchain.
☆12Updated 4 years ago
Alternatives and similar repositories for Layout-Design-for-an-8-bit-Microprocessor:
Users that are interested in Layout-Design-for-an-8-bit-Microprocessor are comparing it to the libraries listed below
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- Solve one design problem each day for a month☆39Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆40Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆11Updated 2 weeks ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆12Updated 7 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 10 months ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- Advanced integrated circuits 2023☆30Updated 11 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- ☆16Updated 2 years ago
- ☆12Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year