zlijingtao / Digital-Calibration-of-SAR-ADC
Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
☆46Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Calibration-of-SAR-ADC
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆21Updated 4 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆86Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆24Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated last week
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- ☆12Updated 10 months ago
- Python library for SerDes modelling☆57Updated 4 months ago
- Some useful documents of Synopsys☆50Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆167Updated 3 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆42Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- AXI Interconnect☆46Updated 3 years ago
- ☆19Updated 10 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- ☆51Updated 5 years ago
- All digital PLL☆24Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 2 years ago