Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
☆73Apr 9, 2018Updated 8 years ago
Alternatives and similar repositories for Digital-Calibration-of-SAR-ADC
Users that are interested in Digital-Calibration-of-SAR-ADC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆29Jun 29, 2024Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆216Nov 13, 2024Updated last year
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆30May 30, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 5 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆283Mar 16, 2026Updated 2 months ago
- Velocity Measurement by Doppler Radar implemented on Matlab☆12Nov 24, 2017Updated 8 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆88Jun 12, 2023Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆79Jul 3, 2024Updated last year
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Apr 29, 2026Updated last month
- ☆11Apr 25, 2020Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆26May 13, 2023Updated 3 years ago
- ☆14May 11, 2022Updated 4 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆24Mar 25, 2026Updated 2 months ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆28Sep 9, 2025Updated 8 months ago
- do the performance test of ABACUS☆21May 6, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆213Oct 6, 2025Updated 7 months ago
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 3 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Apr 14, 2026Updated last month
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆91Mar 19, 2026Updated 2 months ago
- StatOpt Tool in Python☆21Nov 7, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆23Feb 28, 2024Updated 2 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Hardware monorepo avionics PCB☆13May 19, 2026Updated last week
- ☆24Dec 8, 2021Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- ☆31Jul 2, 2024Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago