zlijingtao / Digital-Calibration-of-SAR-ADC
Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
☆60Updated 7 years ago
Alternatives and similar repositories for Digital-Calibration-of-SAR-ADC:
Users that are interested in Digital-Calibration-of-SAR-ADC are comparing it to the libraries listed below
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 3 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 10 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 8 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆27Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆49Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆158Updated 5 months ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆23Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- ☆59Updated 10 months ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- verilog☆21Updated last year
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- ☆69Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆111Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- this repository is vim cfg for verilog.☆46Updated 9 months ago