zlijingtao / Digital-Calibration-of-SAR-ADCLinks
Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
☆67Updated 7 years ago
Alternatives and similar repositories for Digital-Calibration-of-SAR-ADC
Users that are interested in Digital-Calibration-of-SAR-ADC are comparing it to the libraries listed below
Sorting:
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆216Updated last month
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆179Updated 11 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆32Updated 4 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆86Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆74Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆77Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆53Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Python library for SerDes modelling☆73Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆34Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- ☆69Updated 9 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆35Updated 6 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆13Updated 4 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- ☆65Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago