zlijingtao / Digital-Calibration-of-SAR-ADCLinks
Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
☆62Updated 7 years ago
Alternatives and similar repositories for Digital-Calibration-of-SAR-ADC
Users that are interested in Digital-Calibration-of-SAR-ADC are comparing it to the libraries listed below
Sorting:
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆169Updated 8 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆69Updated 2 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆205Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆52Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆122Updated 6 years ago
- Verilog RTL Design☆43Updated 3 years ago
- Python library for SerDes modelling☆70Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆34Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- ☆70Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆29Updated 6 years ago
- Open IP in Hardware Description Language.☆24Updated last year
- ☆23Updated 2 years ago
- ☆67Updated 9 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆19Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆61Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago