zlijingtao / Digital-Calibration-of-SAR-ADC
Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)
☆46Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Calibration-of-SAR-ADC
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆21Updated 4 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆24Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆83Updated 5 years ago
- Some useful documents of Synopsys☆46Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆63Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated 8 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆165Updated 3 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- All digital PLL☆24Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 8 months ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆11Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- A 10bit SAR ADC in Sky130☆19Updated last year
- Python library for SerDes modelling☆56Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆39Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- AXI Interconnect☆45Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆43Updated 7 months ago
- FIR implemention with Verilog☆44Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago