arutema47 / sar-adcLinks
Model SAR ADC with python!
☆20Updated 2 years ago
Alternatives and similar repositories for sar-adc
Users that are interested in sar-adc are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- Automatic generation of real number models from analog circuits☆40Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆16Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Open Source PHY v2☆28Updated last year
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆13Updated 8 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated last year
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆12Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- Python library for SerDes modelling☆69Updated 10 months ago
- ☆22Updated 11 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- LAYout with Gridded Objects☆28Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago