Model SAR ADC with python!
☆23Jul 8, 2022Updated 4 years ago
Alternatives and similar repositories for sar-adc
Users that are interested in sar-adc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Apr 25, 2020Updated 6 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆246Nov 13, 2024Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 9 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Download Youtube, Twitch, whatever videos with a Python script.☆13May 17, 2022Updated 4 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆75Apr 9, 2018Updated 8 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆46Mar 2, 2022Updated 4 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- Lets do anomaly detection with keras!☆11Oct 21, 2019Updated 6 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Apr 29, 2026Updated 5 months ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 3 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆17Sep 4, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆34Jul 30, 2022Updated 4 years ago
- Automatic generation of real number models from analog circuits☆50Apr 2, 2024Updated 2 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆14Apr 19, 2022Updated 4 years ago
- Dataset Culling: Faster training of domain specific models with distillation (IEEE ICIP 2019)☆27Jan 31, 2020Updated 6 years ago
- CircuitPython module for the MCP4725 12-bit digital to analog converter.☆11Apr 23, 2026Updated 5 months ago
- ☆20Dec 28, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆29Jun 29, 2024Updated 2 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Oct 2, 2026Updated 2 weeks ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Nov 29, 2020Updated 5 years ago
- Studies on basic hardware and software edge detection algorithms for future Stochastic Computing applications☆10Jul 11, 2021Updated 5 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆36Mar 13, 2022Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆88Apr 11, 2022Updated 4 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 11 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆19Mar 5, 2022Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆35Feb 21, 2019Updated 7 years ago
- ☆41Jul 2, 2024Updated 2 years ago
- Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain☆10Aug 20, 2017Updated 9 years ago
- ☆10Jun 13, 2022Updated 4 years ago
- Fast and exact spin spherical harmonic transforms☆12Apr 1, 2025Updated last year