arutema47 / sar-adc
Model SAR ADC with python!
☆19Updated 2 years ago
Alternatives and similar repositories for sar-adc:
Users that are interested in sar-adc are comparing it to the libraries listed below
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- ☆20Updated 7 months ago
- Automatic generation of real number models from analog circuits☆37Updated 10 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆11Updated 5 months ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆23Updated 7 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Open Analog Design Environment☆22Updated last year
- Open Source PHY v2☆25Updated 9 months ago
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- ☆16Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 11 months ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆30Updated 9 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- A python3 gm/ID starter kit☆46Updated 5 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago