arutema47 / sar-adcLinks
Model SAR ADC with python!
☆22Updated 3 years ago
Alternatives and similar repositories for sar-adc
Users that are interested in sar-adc are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆36Updated 3 years ago
- Python library for SerDes modelling☆74Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆19Updated last year
- All Digital Phase-Locked Loop (ADPLL)☆23Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆14Updated 2 years ago
- Open Source PHY v2☆31Updated last year
- Automatic generation of real number models from analog circuits☆47Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆35Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆14Updated last year
- RTL Verilog library for various DSP modules☆92Updated 3 years ago
- ☆17Updated 3 years ago
- ☆43Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- All digital PLL☆28Updated 7 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- SRAM☆22Updated 5 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year