Model SAR ADC with python!
☆22Jul 8, 2022Updated 3 years ago
Alternatives and similar repositories for sar-adc
Users that are interested in sar-adc are comparing it to the libraries listed below
Sorting:
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- ☆11Apr 25, 2020Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆195Nov 13, 2024Updated last year
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆72Apr 9, 2018Updated 7 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- Lets do anomaly detection with keras!☆11Oct 21, 2019Updated 6 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- ☆17Dec 28, 2021Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆41Jun 13, 2023Updated 2 years ago
- JTAG communication using the FTDI FT232R chip.☆21Mar 7, 2012Updated 14 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- ECE 5745 Tutorial 8: SRAM Generators☆14Mar 5, 2022Updated 4 years ago
- Let's train CIFAR 10 Pytorch with Half-Precision!☆14Oct 25, 2019Updated 6 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- ☆24Jul 2, 2024Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆118Nov 21, 2025Updated 3 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Dec 11, 2020Updated 5 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Jun 29, 2024Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Apr 11, 2022Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Mar 13, 2022Updated 3 years ago
- GPTIPS2F: Symbolic Regression toolbox for MATLAB evolved☆11Jun 10, 2022Updated 3 years ago
- This library allows for the configuration, writing, and reading of the 8 ADC/DAC channels of the AD5593R by analog instruments.☆12Feb 16, 2021Updated 5 years ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆15Oct 29, 2025Updated 4 months ago
- Advanced Integrated Circuits 2025☆13Nov 1, 2025Updated 4 months ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆97Mar 6, 2022Updated 4 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- libopencm3 c++ wrappers☆10Dec 25, 2020Updated 5 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago