arutema47 / sar-adc
Model SAR ADC with python!
☆18Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for sar-adc
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- A python3 gm/ID starter kit☆39Updated 2 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Python library for SerDes modelling☆56Updated 3 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated this week
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆21Updated 4 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 7 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- A 10bit SAR ADC in Sky130☆19Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆26Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- Open Analog Design Environment☆22Updated last year
- A tiny Python package to parse spice raw data files.☆43Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- BAG framework☆41Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- Open Source PHY v2☆25Updated 6 months ago
- Files for Advanced Integrated Circuits☆26Updated last week
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆14Updated 5 months ago
- ☆16Updated 2 years ago
- Verilog-A simulation models☆53Updated 3 weeks ago