arutema47 / sar-adcLinks
Model SAR ADC with python!
☆21Updated 3 years ago
Alternatives and similar repositories for sar-adc
Users that are interested in sar-adc are comparing it to the libraries listed below
Sorting:
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open Source PHY v2☆29Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆34Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- Python library for SerDes modelling☆73Updated last year
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- ☆42Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 3 weeks ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Verilog RTL Design☆44Updated 4 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 5 months ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago