mabrains / PLL_designLinks
PLL Designs on Skywater 130nm MPW
☆22Updated 2 years ago
Alternatives and similar repositories for PLL_design
Users that are interested in PLL_design are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆83Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆50Updated 10 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- ☆42Updated 3 years ago
- ☆14Updated 2 years ago
- ☆116Updated last month
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- SG13G2_ASIC-Design-Template☆15Updated last month
- A python3 gm/ID starter kit☆61Updated 3 weeks ago
- Skywaters 130nm Klayout PDK☆31Updated 11 months ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated this week
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- A 10bit SAR ADC in Sky130☆26Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆21Updated last week
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- Open-source PDK version manager☆35Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated last month
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.