mabrains / PLL_designLinks
PLL Designs on Skywater 130nm MPW
☆20Updated last year
Alternatives and similar repositories for PLL_design
Users that are interested in PLL_design are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆12Updated 3 years ago
- ☆41Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆41Updated 2 months ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Circuit Automatic Characterization Engine☆49Updated 3 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- Open Analog Design Environment☆24Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 7 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- ☆12Updated 10 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- ☆11Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- ☆32Updated 4 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Characterizer☆23Updated 2 weeks ago