mabrains / PLL_design
PLL Designs on Skywater 130nm MPW
☆20Updated last year
Alternatives and similar repositories for PLL_design:
Users that are interested in PLL_design are comparing it to the libraries listed below
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- ☆12Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆40Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last week
- Circuit Automatic Characterization Engine☆47Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆58Updated 4 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Skywaters 130nm Klayout PDK☆23Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 4 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 9 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- A python3 gm/ID starter kit☆47Updated 6 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- Open Analog Design Environment☆23Updated last year
- Skywater 130nm Klayout Device Generators PDK☆29Updated 8 months ago
- ☆11Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- ☆46Updated last month
- Solve one design problem each day for a month☆40Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- ☆31Updated 2 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago