mabrains / PLL_designLinks
PLL Designs on Skywater 130nm MPW
☆20Updated last year
Alternatives and similar repositories for PLL_design
Users that are interested in PLL_design are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆30Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- ☆41Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 3 months ago
- ☆12Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- ☆81Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Open-source PDK version manager☆15Updated 2 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆32Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 7 months ago
- A python3 gm/ID starter kit☆49Updated 9 months ago
- Parasitic capacitance analysis of foundry metal stackups☆12Updated last month
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆7Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Solve one design problem each day for a month☆43Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago