mabrains / PLL_design
PLL Designs on Skywater 130nm MPW
☆20Updated last year
Alternatives and similar repositories for PLL_design:
Users that are interested in PLL_design are comparing it to the libraries listed below
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 11 months ago
- ☆12Updated 2 years ago
- ☆40Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 6 months ago
- Skywaters 130nm Klayout PDK☆23Updated 3 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆61Updated last month
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A python3 gm/ID starter kit☆47Updated 8 months ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- 9-bit SAR in skywater 130 nm☆14Updated 3 months ago
- ☆11Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆21Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- ☆78Updated 3 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Open Analog Design Environment☆23Updated last year
- Solve one design problem each day for a month☆42Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- Files for Advanced Integrated Circuits☆28Updated last month