w32agobot / SKY130_SAR-ADCLinks
Fully-differential asynchronous non-binary 12-bit SAR-ADC
☆33Updated 2 years ago
Alternatives and similar repositories for SKY130_SAR-ADC
Users that are interested in SKY130_SAR-ADC are comparing it to the libraries listed below
Sorting:
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- ☆13Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆74Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- ☆17Updated 3 years ago
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- ☆43Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆34Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆99Updated 5 months ago
- ☆83Updated 8 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆165Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Updated 6 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago