w32agobot / SKY130_SAR-ADC
Fully-differential asynchronous non-binary 12-bit SAR-ADC
☆31Updated last year
Alternatives and similar repositories for SKY130_SAR-ADC:
Users that are interested in SKY130_SAR-ADC are comparing it to the libraries listed below
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆67Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆12Updated 2 years ago
- ☆75Updated 3 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- ☆16Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- ☆40Updated 3 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆135Updated last month
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆62Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month