w32agobot / SKY130_SAR-ADC
Fully-differential asynchronous non-binary 12-bit SAR-ADC
☆27Updated last year
Related projects: ⓘ
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆17Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆52Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated 8 months ago
- A 10bit SAR ADC in Sky130☆17Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆53Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- A python3 gm/ID starter kit☆36Updated 2 weeks ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆45Updated 5 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆19Updated 3 months ago
- Circuit Automatic Characterization Engine☆42Updated 2 weeks ago
- ☆35Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- ☆65Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆29Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆68Updated 3 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆18Updated 6 months ago
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆24Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆41Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆36Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆21Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆32Updated 3 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 6 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆33Updated 2 years ago