qixingzhang / SummerSchool2022-Vitis-AILinks
Vitis AI Lab: MNIST classifier
☆19Updated 3 years ago
Alternatives and similar repositories for SummerSchool2022-Vitis-AI
Users that are interested in SummerSchool2022-Vitis-AI are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆55Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- ☆32Updated 4 years ago
- HLS_YOLOV3☆25Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆16Updated 3 years ago
- ☆26Updated 2 years ago
- 可运行☆37Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- FPGA☆158Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆81Updated 6 months ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- ☆251Updated last year
- HLS code for a BNN accelerator☆16Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- Low-Precision YOLO on PYNQ with FINN☆32Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 中文:☆103Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆99Updated last year
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- ☆21Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago