qixingzhang / SummerSchool2022-Vitis-AILinks
Vitis AI Lab: MNIST classifier
☆19Updated 3 years ago
Alternatives and similar repositories for SummerSchool2022-Vitis-AI
Users that are interested in SummerSchool2022-Vitis-AI are comparing it to the libraries listed below
Sorting:
- ☆56Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- ☆33Updated 4 years ago
- HLS_YOLOV3☆25Updated last year
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- ☆26Updated 3 years ago
- 可运行☆39Updated 3 years ago
- ☆16Updated 3 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 7 months ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆91Updated 8 months ago
- FPGA☆159Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆260Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 11 months ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- it is a set for all the respository of the project.☆100Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- 中文:☆106Updated 6 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year