qixingzhang / SummerSchool2022-Vitis-AILinks
Vitis AI Lab: MNIST classifier
☆18Updated 3 years ago
Alternatives and similar repositories for SummerSchool2022-Vitis-AI
Users that are interested in SummerSchool2022-Vitis-AI are comparing it to the libraries listed below
Sorting:
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆54Updated 2 years ago
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- ☆31Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- ☆16Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- ☆26Updated 2 years ago
- 可运行☆35Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆76Updated 5 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- HLS_YOLOV3☆26Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- FPGA☆158Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- ☆246Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- 中文:☆101Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year