qixingzhang / SummerSchool2022-Vitis-AILinks
Vitis AI Lab: MNIST classifier
☆18Updated 2 years ago
Alternatives and similar repositories for SummerSchool2022-Vitis-AI
Users that are interested in SummerSchool2022-Vitis-AI are comparing it to the libraries listed below
Sorting:
- ☆16Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆53Updated 2 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- ☆30Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆26Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- 可运行☆35Updated 2 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- HLS_YOLOV3☆26Updated last year
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆20Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆62Updated 3 months ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- ☆61Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FPGA☆155Updated 11 months ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆21Updated 2 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆27Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆61Updated last year