[FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs
☆61Apr 12, 2026Updated 7 months ago
Alternatives and similar repositories for LUT-LLM
Users that are interested in LUT-LLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆37Aug 17, 2026Updated 2 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆68Mar 8, 2026Updated 8 months ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆227Jul 30, 2026Updated 3 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆76Aug 1, 2025Updated last year
- A compiler for lowering quantized ML models to optimized AMD AI Engine (AIE) firmware.☆29Nov 2, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16May 23, 2024Updated 2 years ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆41Nov 13, 2025Updated last year
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- ☆104Jun 25, 2026Updated 4 months ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆29Nov 26, 2025Updated 11 months ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆42Nov 4, 2026Updated last week
- XtraMAC code repo (Accepted by ISCA2026)☆33Sep 9, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆40Nov 6, 2026Updated last week
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆60Feb 9, 2024Updated 2 years ago
- MX Systolic Arrays on FPGAs☆14Oct 26, 2026Updated 2 weeks ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆424Nov 6, 2026Updated last week
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆41Apr 7, 2026Updated 7 months ago
- ☆29Jun 10, 2019Updated 7 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A research shell for Alveo V80☆55Nov 3, 2026Updated last week
- ☆128Jan 11, 2024Updated 2 years ago
- ☆65Mar 24, 2025Updated last year
- ☆13Apr 15, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆395Jan 20, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆62Oct 9, 2026Updated last month
- ☆11Oct 27, 2022Updated 4 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Distributed arithmetic optimization for quantized nn on FPGAs☆31Apr 15, 2026Updated 7 months ago
- Virtual Joystick for LVGL☆20Feb 20, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- Advanced GUI/CLI tool for automating Machine Learning (AutoML) using state-of-the-art deep learning models to apply transfer learning wit…☆19Updated this week
Are these results useful?