[FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs
☆42Apr 12, 2026Updated 3 months ago
Alternatives and similar repositories for LUT-LLM
Users that are interested in LUT-LLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆25May 31, 2026Updated 2 months ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆179Updated this week
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆25Nov 26, 2025Updated 8 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆71Aug 1, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15May 23, 2024Updated 2 years ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆35Jun 3, 2026Updated 2 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated 11 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆11Oct 27, 2022Updated 3 years ago
- Artifact for Oaken: Fast and Efficient LLM Serving with Online-Offline Hybrid KV Cache Quantization☆18May 9, 2025Updated last year
- A research shell for Alveo V80☆42Updated this week
- Reconfigurable Stream Network Architecture☆18May 8, 2025Updated last year
- XtraMAC code repo (Accepted by ISCA2026)☆20May 6, 2026Updated 2 months ago
- ☆63Mar 24, 2025Updated last year
- ☆12Jun 4, 2021Updated 5 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆58Feb 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆42Mar 28, 2024Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆65Mar 8, 2026Updated 4 months ago
- A Python package implementing a variety of statistical methods that rely on kernels (e.g. HSIC for independence testing).☆17Jan 12, 2022Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- ☆29Jun 10, 2019Updated 7 years ago
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆34Feb 23, 2026Updated 5 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆398Jul 26, 2026Updated last week
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- ☆31Jul 26, 2026Updated last week
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆33Mar 11, 2026Updated 4 months ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆41Jul 26, 2026Updated last week
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- A scheme for privacy-preserving learning on Tiny Devices.☆48Jan 12, 2022Updated 4 years ago