rval735 / bisunaU50Links
BiSUNA framework specialized to compile for the Xilinx Alveo U50
☆12Updated 4 years ago
Alternatives and similar repositories for bisunaU50
Users that are interested in bisunaU50 are comparing it to the libraries listed below
Sorting:
- ☆19Updated 5 years ago
- ☆22Updated 7 months ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 4 years ago
- ☆13Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- ☆12Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆36Updated 4 years ago
- ☆14Updated 2 years ago
- ☆16Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- corundum work on vu13p☆19Updated last year
- ☆71Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- 16 bit serial multiplier in SystemVerilog☆12Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆18Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated this week
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- ☆25Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆16Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆14Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago