rval735 / bisunaU50
BiSUNA framework specialized to compile for the Xilinx Alveo U50
☆12Updated 4 years ago
Alternatives and similar repositories for bisunaU50:
Users that are interested in bisunaU50 are comparing it to the libraries listed below
- ☆35Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- ☆11Updated 9 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆12Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆70Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆16Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆13Updated 4 years ago
- ☆3Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆23Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆11Updated 5 years ago
- ☆16Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- ☆57Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆35Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆21Updated 2 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago