rval735 / bisunaU50Links
BiSUNA framework specialized to compile for the Xilinx Alveo U50
☆13Updated 5 years ago
Alternatives and similar repositories for bisunaU50
Users that are interested in bisunaU50 are comparing it to the libraries listed below
Sorting:
- ☆13Updated last year
- ☆19Updated 6 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Updated last week
- ☆22Updated 11 months ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Updated 10 years ago
- ☆14Updated 3 years ago
- ☆25Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆16Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- 16 bit serial multiplier in SystemVerilog☆13Updated 7 years ago
- ☆14Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆36Updated 4 years ago
- ☆65Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 3 weeks ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆22Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆71Updated 5 years ago
- ☆26Updated 3 years ago
- ☆19Updated 2 months ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year