rval735 / bisunaU50
BiSUNA framework specialized to compile for the Xilinx Alveo U50
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for bisunaU50
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 2 years ago
- ☆33Updated 3 years ago
- ☆25Updated 7 months ago
- ☆69Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆12Updated 2 years ago
- ☆8Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆16Updated 4 years ago
- ☆20Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆56Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 7 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- ☆19Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- ☆27Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- ☆3Updated 3 years ago
- A graph linear algebra overlay☆49Updated last year
- ☆17Updated 3 years ago