Alternatives and similar repositories for bisunaU50

Users that are interested in bisunaU50 are comparing it to the libraries listed below

• he-actlab / polymath
  ☆22Updated 6 months ago
• microideax / T-DLA
  ☆19Updated 5 years ago
• NaelF / BinaryCoP
  Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
  ☆12Updated 4 years ago
• flasonil / Serial-Multiplier
  16 bit serial multiplier in SystemVerilog
  ☆12Updated 6 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• CMU-SAFARI / MemSchedSim
  This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…
  ☆10Updated 9 years ago
• pgroupATusc / fasthash
  Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
  ☆26Updated 3 years ago
• CastLab-KAIST / OpenMDS
  ☆14Updated 2 years ago
• ACADLab / SA-DS
  ☆12Updated last year
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• Xilinx / hydra
  ☆13Updated 3 years ago
• PSCLab-ASU / Systolic-CNN
  ☆16Updated 4 years ago
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆22Updated 4 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Updated 3 weeks ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆56Updated 4 months ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆39Updated 4 years ago
• sfu-arch / SpGEMM
  ☆36Updated 4 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• fpgasystems / FPGA-Recommendation-Accelerator
  MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
  ☆18Updated 4 years ago
• awai54st / LUTNet
  ☆58Updated 5 years ago
• RC4ML / Shuhai
  Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…
  ☆114Updated 2 months ago
• amin-norollah / PAT-Noxim
  cycle accurate Network-on-Chip Simulator
  ☆29Updated 2 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 5 years ago
• jiaaom / HPDLA
  Systolic-array based Deep Learning Accelerator generator
  ☆25Updated 4 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆141Updated 5 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆46Updated 6 months ago
• union-codesign / union
  ☆14Updated 3 years ago
• Xilinx / pyxir
  ☆37Updated 3 years ago
• Hosseinabady / SDSoC-Benchmarks
  ☆16Updated 4 years ago