maomran / softmaxLinks
Verilog implementation of Softmax function
☆67Updated 2 years ago
Alternatives and similar repositories for softmax
Users that are interested in softmax are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- ☆112Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- ☆65Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- ☆34Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- IC implementation of TPU☆124Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year