Verilog implementation of Softmax function
☆82Jul 27, 2022Updated 3 years ago
Alternatives and similar repositories for softmax
Users that are interested in softmax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- ☆11Nov 22, 2025Updated 5 months ago
- ☆28Feb 5, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- ☆16Sep 16, 2022Updated 3 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆559Jan 5, 2019Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆246Mar 24, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- IC implementation of Systolic Array for TPU☆353Oct 21, 2024Updated last year
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Research and Materials on Hardware implementation of Transformer Model☆306Feb 28, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated last year
- Memory Compiler Tutorial☆13Aug 2, 2022Updated 3 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆221Aug 4, 2019Updated 6 years ago
- A network slimming-based pruning method for YOLOv8.☆38Jun 10, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simulator for BitFusion☆102Aug 6, 2020Updated 5 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆29Apr 7, 2025Updated last year
- State of the art 84.7% accuracy on SleepEDF-78 and 88.4% SHHS Datasset☆10Apr 28, 2025Updated last year
- a super-simple pipelined verilog divider. flexible to define stages☆60Jul 25, 2019Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆70Jan 9, 2025Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- verilog实现TPU中的脉动阵列计算卷积的module☆167May 10, 2025Updated 11 months ago
- The code of SpikingSSMs: Learning Long Sequences with Sparse and Parallel Spiking State Space Models☆23Mar 25, 2026Updated last month
- A FPGA Based CNN accelerator, following Google's TPU V1.☆174Jul 25, 2019Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆89Nov 26, 2025Updated 5 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆82Nov 2, 2020Updated 5 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 3 years ago