maomran / softmaxLinks
Verilog implementation of Softmax function
☆66Updated 2 years ago
Alternatives and similar repositories for softmax
Users that are interested in softmax are comparing it to the libraries listed below
Sorting:
- ☆65Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- ☆111Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆33Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago