losfair / MagiCoreLinks
An out-of-order processor that supports multiple instruction sets.
☆19Updated 2 years ago
Alternatives and similar repositories for MagiCore
Users that are interested in MagiCore are comparing it to the libraries listed below
Sorting:
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- chipyard in mill :P☆78Updated last year
- Useful utilities for BAR projects☆31Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Open-source non-blocking L2 cache☆43Updated this week
- ☆62Updated this week
- Automatic SystemVerilog linting in github actions with the help of Verible☆34Updated 7 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆16Updated 3 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- Wrapper for ETH Ariane Core☆20Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆32Updated 7 months ago
- SpinalHDL - Cryptography libraries☆55Updated 10 months ago
- Simple runtime for Pulp platforms☆48Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Chisel Fixed-Point Arithmetic Library☆14Updated 5 months ago
- ☆33Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- ☆35Updated last week