An out-of-order processor that supports multiple instruction sets.
☆23Aug 23, 2022Updated 4 years ago
Alternatives and similar repositories for MagiCore
Users that are interested in MagiCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SQLite-based on-disk cache for Rust.☆26Jul 29, 2024Updated 2 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Jan 25, 2023Updated 3 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆15Aug 21, 2023Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 9 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- This is the code for the fault injection tutorial I wrote. Read the README for more information.☆13Feb 27, 2014Updated 12 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated last month
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Node stream multiplexing with back-pressure on each stream☆17Jun 29, 2024Updated 2 years ago
- Xray一键安装脚本，支持节点自动生成伪装站，支持和宝塔面板共存☆16Jan 17, 2023Updated 3 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本仓库用于开源分享本人的第九届龙芯杯个人赛参赛作品☆16Aug 27, 2025Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 7 months ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated 2 years ago
- DUI is a framework to build native android apps using javascript☆15Sep 12, 2017Updated 9 years ago
- RISC-V Sv39 Page Table Entry Visualization Tool☆16May 20, 2025Updated last year
- ☆12Jan 19, 2022Updated 4 years ago
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- Good Vibes is a Node.js testing library inspired by Alicia Keys Tiny Desk Concert☆16Oct 13, 2026Updated 2 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- Unreal 材质蓝图转换为DSL☆16Sep 7, 2026Updated last month
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆38Mar 14, 2021Updated 5 years ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- ☆19Jun 4, 2026Updated 4 months ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago