An out-of-order processor that supports multiple instruction sets.
☆21Aug 23, 2022Updated 3 years ago
Alternatives and similar repositories for MagiCore
Users that are interested in MagiCore are comparing it to the libraries listed below
Sorting:
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- ☆10Jan 25, 2023Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- SQLite-based on-disk cache for Rust.☆24Jul 29, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆33Mar 20, 2025Updated 11 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- A scientific graphing library for QtQuick☆14Jan 29, 2026Updated last month
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- my first ever browser game☆10Jun 21, 2025Updated 8 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Chess in C++ and Qt☆10Feb 11, 2023Updated 3 years ago
- Flow field pathfinding in rust☆13Sep 29, 2019Updated 6 years ago
- my rc files☆12Mar 16, 2016Updated 9 years ago
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Example app for using Visly with Next.js☆11Dec 15, 2020Updated 5 years ago
- 🌳 A sustainable Terraform Package which creates resources for Databases on AWS☆12Updated this week
- The million digit Fibonacci number challenge. Calculate fibo(4784969) in various languages.☆12Oct 5, 2025Updated 4 months ago
- ☆12Feb 12, 2026Updated 2 weeks ago
- Ancient two-player strategy race board game☆12Mar 19, 2024Updated last year
- A simple contract to split ERC20 payments☆13Mar 8, 2020Updated 5 years ago
- Cython implementation of Moattar and Homayounpour's Voice Activity Detection (VAD) algorithm fast enough for real-time on an RPi 3.☆12Aug 18, 2018Updated 7 years ago
- lightweight operating system written in Rust with wasi support.☆16Aug 6, 2025Updated 6 months ago