grant4001 / MNIST_Classification_FPGA
☆22Updated 5 years ago
Alternatives and similar repositories for MNIST_Classification_FPGA:
Users that are interested in MNIST_Classification_FPGA are comparing it to the libraries listed below
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 使用FPGA实现CNN模型☆14Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- ☆17Updated 2 weeks ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆51Updated 8 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆148Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- Implementing Different Adder Structures in Verilog☆65Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆39Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog implementation of Softmax function☆64Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- ☆63Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago