grant4001 / MNIST_Classification_FPGA
☆18Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for MNIST_Classification_FPGA
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆22Updated 5 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆24Updated 6 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- ☆26Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- ☆60Updated 5 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago