☆28Feb 5, 2020Updated 6 years ago
Alternatives and similar repositories for MNIST_Classification_FPGA
Users that are interested in MNIST_Classification_FPGA are comparing it to the libraries listed below
Sorting:
- ☆10Nov 22, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆30Dec 26, 2023Updated 2 years ago
- State of the art 84.7% accuracy on SleepEDF-78 and 88.4% SHHS Datasset☆10Apr 28, 2025Updated 10 months ago
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆15May 5, 2020Updated 5 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 8 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Verilog implementation of Softmax function☆80Jul 27, 2022Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆13Jan 11, 2023Updated 3 years ago
- ☆33Sep 17, 2021Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆26Mar 18, 2023Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- VGA Tutorial for DE1☆16Apr 21, 2015Updated 10 years ago
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 7 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- A Mel-frequency cepstrum core in FPGA☆22Jun 30, 2021Updated 4 years ago
- Autonomous drone using detected ball to command the direction of the drone☆26Nov 1, 2018Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- 使用 肤色颜色空间建模+连通域处理及分析和Harr-cascade 方法进行人脸检测。1建立多种肤色模型，结合数学形态学滤波，完成人脸检测； 2利用Matlab 自带的计算机视觉系统工具箱实现单人及多人的人脸检测。☆13Nov 23, 2018Updated 7 years ago
- A novel BCI-based messaging web application that uses P300 speller and emotion detection to bridge the gap in social media accessibility …☆12Aug 31, 2021Updated 4 years ago
- A collection of my FPGA projects and experiments.☆13May 3, 2022Updated 3 years ago
- An explanation of patents from Neuralink in PPT format (some including Python Jupyter notebooks). For educational purposes only.☆15Nov 26, 2024Updated last year
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated 2 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆36Jun 7, 2022Updated 3 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 5 years ago
- OpenAI GPT model to build your personal assistant in IoT devices. Just like Alexa, Google Assistant, Siri, etc. but with your own skills,…☆12Aug 7, 2023Updated 2 years ago
- Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpe…☆20Apr 13, 2020Updated 5 years ago
- This repository contains the project proposal,code and final report for the implementation of the paper "Parallax Tolerant Image Stitchin…☆14Nov 29, 2018Updated 7 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- A simple cache simulator☆20Jan 14, 2019Updated 7 years ago
- 基于FPGA，VGA，声音传感器与温湿度传感器实现的智能可控数字钟。☆10Sep 29, 2020Updated 5 years ago