☆28Feb 5, 2020Updated 6 years ago
Alternatives and similar repositories for MNIST_Classification_FPGA
Users that are interested in MNIST_Classification_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 26, 2017Updated 9 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆17May 5, 2020Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆35Dec 26, 2023Updated 2 years ago
- Solving 2024 Advent of Code entirely on an FPGA using Hardcaml☆17Feb 26, 2025Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆32Mar 18, 2023Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 6 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- VGA Tutorial for DE1☆16Apr 21, 2015Updated 11 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- ☆34Sep 17, 2021Updated 4 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- CDF 5/3 & CDF 9/7 Discrete Wavelet Transform☆17Oct 6, 2015Updated 10 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- 使用肤色颜色空间建模+连通域处理及分析和Harr-cascade 方法进行人脸检测。1建立多种肤色模型，结合数学形态学滤波，完成人脸检测； 2利用Matlab 自带的计算机视觉系统工具箱实现单人及多人的人脸检测。☆13Nov 23, 2018Updated 7 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- OpenAI GPT model to build your personal assistant in IoT devices. Just like Alexa, Google Assistant, Siri, etc. but with your own skills,…☆12Aug 7, 2023Updated 3 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- Where programmers share ideas and help each other grow☆12Jun 9, 2020Updated 6 years ago
- An open-source toolbox to perform acoustic simulations using medical images for transcranial ultrasound experiments☆19Oct 17, 2022Updated 3 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆39Jun 7, 2022Updated 4 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- An explanation of patents from Neuralink in PPT format (some including Python Jupyter notebooks). For educational purposes only.☆18Nov 26, 2024Updated last year
- Learning An Effective Transformer for Remote Sensing Satellite Image Dehazing☆13Sep 25, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- Auto build a MineCraft Hanging paintings by give a picture☆13Dec 22, 2022Updated 3 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- A simple cache simulator☆21Jan 14, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- Verification IP for I2C protocol☆53Sep 22, 2021Updated 4 years ago