grant4001 / MNIST_Classification_FPGA
☆22Updated 5 years ago
Alternatives and similar repositories for MNIST_Classification_FPGA:
Users that are interested in MNIST_Classification_FPGA are comparing it to the libraries listed below
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆25Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆46Updated 4 years ago
- ☆29Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆49Updated last year
- Verilog implementation of Softmax function☆56Updated 2 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆80Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆24Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- ☆16Updated this week
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- ☆61Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆104Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆24Updated 6 years ago
- 3×3脉动阵列乘法器☆40Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆55Updated 10 months ago