☆11Nov 22, 2025Updated 3 months ago
Alternatives and similar repositories for softmax_rtl
Users that are interested in softmax_rtl are comparing it to the libraries listed below
Sorting:
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- 浙大校徽全集，复制图片链接，方便在md中使用☆33Nov 17, 2024Updated last year
- ☆13Mar 22, 2024Updated last year
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Trajectory Estimation with IMU and GPS Data (Sensor Data Fusion)☆11Mar 23, 2019Updated 6 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆13Apr 15, 2023Updated 2 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- CIS 501: Computer Architecture Fall 2019☆22Apr 21, 2020Updated 5 years ago
- ☆46Apr 8, 2023Updated 2 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- 英雄联盟战绩查询工具☆27Dec 31, 2024Updated last year
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆19Jul 8, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 3 months ago
- Using pytorch to implement MobileViT from Apple framework☆20Apr 24, 2023Updated 2 years ago
- Load and run Llama from safetensors files in C☆15Oct 24, 2024Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆17May 29, 2017Updated 8 years ago
- Verilog implementation of Softmax function☆80Jul 27, 2022Updated 3 years ago
- ☆19Mar 17, 2023Updated 2 years ago
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆32Sep 2, 2024Updated last year
- ☆19Oct 13, 2024Updated last year
- 《自己动手写CPU》☆20Sep 6, 2021Updated 4 years ago
- Learning both Weights and Connections for Efficient Neural Networks https://arxiv.org/abs/1506.02626☆18Oct 7, 2020Updated 5 years ago
- 用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision☆20Jul 10, 2021Updated 4 years ago
- learning project☆24Mar 27, 2024Updated last year
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆23Aug 25, 2023Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated 2 years ago
- Wireless Steerable Vision for Live Insects and Insect-scale Robots☆26Jul 26, 2020Updated 5 years ago
- A batch of useful code/scripts: run commands automatically, finish repetitive stupid operations, perform format conversions, etc.☆31Mar 22, 2021Updated 4 years ago
- ☆30May 15, 2020Updated 5 years ago
- Implementation of IceFormer: Accelerated Inference with Long-Sequence Transformers on CPUs (ICLR 2024).☆25Feb 22, 2026Updated last week
- 2.9寸墨水屏实时获取电脑运行状态并显示出来☆21May 31, 2023Updated 2 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- PyTorch Lightning implementation of the paper Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and H…☆35Dec 17, 2024Updated last year