kevinhoang90 / softmax_rtlLinks
☆10Updated 3 weeks ago
Alternatives and similar repositories for softmax_rtl
Users that are interested in softmax_rtl are comparing it to the libraries listed below
Sorting:
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆213Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆210Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- IC implementation of Systolic Array for TPU☆311Updated last year
- ☆123Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆121Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 7 years ago
- ☆12Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 5 years ago
- verilog实现systolic array及配套IO☆10Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆260Updated last year
- FPGA☆159Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- some interesting demos for starters☆91Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 11 months ago
- ☆44Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year