kevinhoang90 / softmax_rtlView external linksLinks
☆10Nov 22, 2025Updated 2 months ago
Alternatives and similar repositories for softmax_rtl
Users that are interested in softmax_rtl are comparing it to the libraries listed below
Sorting:
- ☆13Mar 22, 2024Updated last year
- Trajectory Estimation with IMU and GPS Data (Sensor Data Fusion)☆11Mar 23, 2019Updated 6 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- ☆46Apr 8, 2023Updated 2 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆19Jul 8, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last week
- Load and run Llama from safetensors files in C☆15Oct 24, 2024Updated last year
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆17May 29, 2017Updated 8 years ago
- Verilog implementation of Softmax function☆80Jul 27, 2022Updated 3 years ago
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆31Sep 2, 2024Updated last year
- 《自己动手写CPU》☆20Sep 6, 2021Updated 4 years ago
- Learning both Weights and Connections for Efficient Neural Networks https://arxiv.org/abs/1506.02626☆18Oct 7, 2020Updated 5 years ago
- 用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision☆20Jul 10, 2021Updated 4 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆22Aug 25, 2023Updated 2 years ago
- learning project☆24Mar 27, 2024Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated last year
- Wireless Steerable Vision for Live Insects and Insect-scale Robots☆26Jul 26, 2020Updated 5 years ago
- Implementation of IceFormer: Accelerated Inference with Long-Sequence Transformers on CPUs (ICLR 2024).☆25Jul 15, 2025Updated 6 months ago
- ☆38Oct 21, 2025Updated 3 months ago
- PyTorch Lightning implementation of the paper Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and H…☆35Dec 17, 2024Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- ☆35Dec 22, 2025Updated last month
- Using Matlab to simulate Dual-Tone Multi-Frequency (DTMF) of telephone☆45Apr 28, 2017Updated 8 years ago
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- ☆63Apr 22, 2025Updated 9 months ago
- Intan RHX is free, powerful data acquisition software that displays and records electrophysiological signals from any Intan RHD or RHS sy…☆52Jan 9, 2026Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Nov 22, 2023Updated 2 years ago
- A Simple Baseline for Object Detection☆55Oct 14, 2021Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆85Nov 26, 2021Updated 4 years ago
- Pong game on an FPGA in Verilog.☆58Feb 8, 2012Updated 14 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆75Updated this week