☆11Nov 22, 2025Updated 11 months ago
Alternatives and similar repositories for softmax_rtl
Users that are interested in softmax_rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Load and run Llama from safetensors files in C☆16Oct 24, 2024Updated 2 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- Implementation of the core Transformer architecture in pure C☆15Sep 8, 2024Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Trajectory Estimation with IMU and GPS Data (Sensor Data Fusion)☆11Mar 23, 2019Updated 7 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- "Sensor Fusion for Multiple Distributed IMUs." This work fuses measurements from multiple simulated and real MEMS IMU sensors for state e…☆17Feb 28, 2025Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 3 weeks ago
- ☆15Mar 22, 2024Updated 2 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- RockerIC verification V1 series Labs☆29Mar 24, 2026Updated 7 months ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog implementation of Softmax function☆82Jul 27, 2022Updated 4 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- 我的导航学习笔记，内容涵盖导航定位开源程序的源码解读 ( 包括：RTKLIB、GAMP、GINav、Ginan、PSINS、SoftGNSS、KF-GINS、ORB-SLAM3、GICI-Lib 等)、各种导航设备的使用方式、书籍讲义、博客翻译、开源项目梳理、常用网站记录、…☆17May 22, 2024Updated 2 years ago
- ☆31Dec 12, 2022Updated 3 years ago
- HLS hardware implementation of LOCO-ANS coder☆11Feb 12, 2022Updated 4 years ago
- Implementation for IceFormer: Accelerated Inference with Long-Sequence Transformers on CPUs (ICLR 2024).☆25Jun 9, 2026Updated 4 months ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 8 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision☆20Jul 10, 2021Updated 5 years ago
- Learning both Weights and Connections for Efficient Neural Networks https://arxiv.org/abs/1506.02626☆18Oct 7, 2020Updated 6 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆26Aug 25, 2023Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆34Mar 7, 2024Updated 2 years ago
- 《自己动手写CPU》☆21Sep 6, 2021Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆154Jan 20, 2025Updated last year
- Wireless Steerable Vision for Live Insects and Insect-scale Robots☆26Jul 26, 2020Updated 6 years ago
- A guide on how to fly ROS2-based multi-rotors manually and autonomously in Gazebo with PX4 in the loop☆14Mar 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆40Sep 2, 2024Updated 2 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆30Dec 29, 2018Updated 7 years ago
- ☆36Dec 22, 2025Updated 10 months ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- learning project☆25Mar 27, 2024Updated 2 years ago
- PyTorch Lightning implementation of the paper Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and H…☆35Dec 17, 2024Updated last year