WangXuan95 / LLMALinks
LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆21Updated 11 months ago
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆26Updated 10 months ago
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆50Updated last month
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- ☆11Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- ☆36Updated 7 months ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆26Updated 6 months ago
- ☆54Updated 6 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆36Updated this week
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆27Updated 2 months ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 10 months ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆48Updated 9 months ago
- ☆30Updated 3 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆17Updated 7 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆57Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆19Updated 7 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- ☆22Updated 2 years ago
- ☆18Updated last month
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆26Updated last year