LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆22Nov 24, 2024Updated last year
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below
Sorting:
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆18Apr 15, 2020Updated 5 years ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- ☆17Mar 8, 2025Updated last year
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated 2 years ago
- ☆13Mar 15, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- ☆13May 8, 2025Updated 10 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 8 months ago
- ☆73Aug 30, 2022Updated 3 years ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- ☆16May 9, 2022Updated 3 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 6 months ago
- Home page for Microsoft Phi-Ground tech-report☆23Sep 8, 2025Updated 6 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- ☆24May 6, 2022Updated 3 years ago
- A implement of run-length encoding for Pytorch tensor using CUDA☆14Apr 7, 2021Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- Verilog implementation of Softmax function☆80Jul 27, 2022Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆33Aug 28, 2025Updated 6 months ago
- Code the ICML 2024 paper: "Variance-reduced Zeroth-Order Methods for Fine-Tuning Language Models"☆12Jun 25, 2024Updated last year
- ☆11Sep 20, 2024Updated last year
- minimal C implementation of speculative decoding based on llama2.c☆28Jul 15, 2024Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆30Nov 13, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆38Aug 7, 2025Updated 7 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- ☆11Dec 8, 2016Updated 9 years ago