WangXuan95 / LLMALinks
LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆22Updated last year
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below
Sorting:
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 2 weeks ago
- ☆11Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated 2 weeks ago
- ☆32Updated 5 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆19Updated last year
- ☆41Updated 9 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆47Updated 6 months ago
- gem5 FS模式实验手册☆45Updated 2 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 9 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- ☆52Updated 11 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆33Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated last week
- An almost empty chisel project as a starting point for hardware design☆33Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆37Updated last week
- ☆61Updated 8 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- ☆22Updated 2 years ago
- ☆16Updated 11 months ago