LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆22Nov 24, 2024Updated last year
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆14May 31, 2024Updated 2 years ago
- ☆18Mar 8, 2025Updated last year
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- ☆14Apr 28, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 3 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 3 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- ☆15May 8, 2025Updated last year
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆54Mar 30, 2026Updated 2 months ago
- ☆76Aug 30, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- ☆17May 9, 2022Updated 4 years ago
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 9 months ago
- ☆18Mar 17, 2023Updated 3 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- Verilog implementation of Softmax function☆82Jul 27, 2022Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 9 months ago
- ☆11Sep 20, 2024Updated last year
- ☆19Jan 2, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 6 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Burrows-Wheeler-Scott transform☆14Jun 7, 2013Updated 13 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆37Nov 13, 2025Updated 6 months ago
- ☆37Aug 7, 2025Updated 10 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指 导手册☆54Apr 11, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- Deepseek-r1复现科普与资源汇总☆22Mar 5, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 6 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆35Jun 16, 2023Updated 2 years ago
- ☆22Nov 3, 2025Updated 7 months ago
- Asynchronous semantics for architectural simulation and synthesis.☆68Jun 4, 2026Updated last week
- 性能分析工具在线书☆23Sep 23, 2019Updated 6 years ago