WangXuan95 / LLMA
LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆13Updated last month
Alternatives and similar repositories for LLMA:
Users that are interested in LLMA are comparing it to the libraries listed below
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- ☆12Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 10 months ago
- ☆29Updated last month
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆18Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆17Updated 9 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆13Updated this week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆14Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 7 months ago
- ☆23Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 5 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- CPU micro benchmarks☆38Updated 3 weeks ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated last year
- Xiangshan deterministic workloads generator☆14Updated last week
- ☆49Updated 3 weeks ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- ☆64Updated 2 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆13Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated 3 months ago
- ☆11Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- ☆11Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆18Updated 9 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated last week
- gem5 FS模式实验手册☆29Updated last year
- ☆36Updated this week