WangXuan95 / LLMALinks
LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆17Updated 6 months ago
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below
Sorting:
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆21Updated 2 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆16Updated 2 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 3 weeks ago
- ☆22Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆28Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆47Updated last month
- ☆30Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆30Updated 2 months ago
- A Toy-Purpose TPU Simulator☆18Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆10Updated 3 years ago