LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆22Nov 24, 2024Updated last year
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆17Mar 8, 2025Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated last month
- ☆15May 8, 2025Updated 11 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project is a implementation in PyTorch for ZO-AdaMU optimization: Adapting Perturbation with the Momentum and Uncertainty in Zeroth-…☆14Dec 12, 2023Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆53Mar 30, 2026Updated last month
- ☆76Aug 30, 2022Updated 3 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- My tests and experiments with some popular dl frameworks.☆17Sep 11, 2025Updated 7 months ago
- Home page for Microsoft Phi-Ground tech-report☆23Sep 8, 2025Updated 7 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- ☆24May 6, 2022Updated 3 years ago
- A implement of run-length encoding for Pytorch tensor using CUDA☆14Apr 7, 2021Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- Verilog implementation of Softmax function☆82Jul 27, 2022Updated 3 years ago
- [EMNLP 24] Source code for paper 'AdaZeta: Adaptive Zeroth-Order Tensor-Train Adaption for Memory-Efficient Large Language Models Fine-Tu…☆13Dec 15, 2024Updated last year
- Code the ICML 2024 paper: "Variance-reduced Zeroth-Order Methods for Fine-Tuning Language Models"☆12Jun 25, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- ☆11Sep 20, 2024Updated last year
- minimal C implementation of speculative decoding based on llama2.c☆29Jul 15, 2024Updated last year
- ☆19Jan 2, 2026Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 5 months ago
- Burrows-Wheeler-Scott transform☆14Jun 7, 2013Updated 12 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 11 months ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- ☆38Aug 7, 2025Updated 8 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- Deepseek-r1复现科普与资源汇总☆22Mar 5, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆35Jun 16, 2023Updated 2 years ago