WangXuan95 / LLMALinks
LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。
☆22Updated last year
Alternatives and similar repositories for LLMA
Users that are interested in LLMA are comparing it to the libraries listed below
Sorting:
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 11 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated this week
- ☆32Updated 4 months ago
- ☆11Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- ☆22Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆27Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆70Updated 4 months ago
- ☆60Updated 7 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆30Updated this week
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆28Updated 3 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆31Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- gem5 FS模式实验手册☆45Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- ☆52Updated 11 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27Updated 7 months ago
- ☆17Updated 2 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- ☆27Updated 2 years ago
- ☆40Updated 8 months ago