abdelazeem201 / ICC2_scriptsLinks
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.
☆21Updated last year
Alternatives and similar repositories for ICC2_scripts
Users that are interested in ICC2_scripts are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- VIP for AXI Protocol☆153Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆34Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆21Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Some useful documents of Synopsys☆87Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- ☆48Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆108Updated 9 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated last month
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆221Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- ☆166Updated 3 years ago
- UVM examples and projects☆145Updated 3 months ago