abdelazeem201 / ICC2_scriptsLinks
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.
☆21Updated last year
Alternatives and similar repositories for ICC2_scripts
Users that are interested in ICC2_scripts are comparing it to the libraries listed below
Sorting:
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- VIP for AXI Protocol☆163Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆41Updated 4 months ago
- ☆53Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆26Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆203Updated 4 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆72Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- Some useful documents of Synopsys☆93Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆117Updated last year
- UVM examples and projects☆154Updated 6 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Updated last year
- AXI4 and AXI4-Lite interface definitions☆101Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆98Updated 6 years ago
- ☆174Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆44Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆103Updated 2 years ago
- A collection of commonly asked RTL design interview questions☆39Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago