abdelazeem201 / ICC2_scriptsLinks
This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.
☆21Updated last year
Alternatives and similar repositories for ICC2_scripts
Users that are interested in ICC2_scripts are comparing it to the libraries listed below
Sorting:
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- ☆50Updated 4 years ago
- VIP for AXI Protocol☆155Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated last month
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- UVM examples and projects☆147Updated 4 months ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆129Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆16Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- Some useful documents of Synopsys☆90Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆99Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- SystemVerilog VIP for AMBA APB protocol☆79Updated 3 years ago
- ☆166Updated 3 years ago