maazm007 / vsdsquadron-mini-internshipLinks
VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
☆30Updated last month
Alternatives and similar repositories for vsdsquadron-mini-internship
Users that are interested in vsdsquadron-mini-internship are comparing it to the libraries listed below
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆30Updated 9 months ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- ☆115Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆94Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆268Updated 3 months ago
- SystemVerilog Tutorial☆170Updated 4 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- opensource EDA tool flor VLSI design☆33Updated 2 years ago
- ☆15Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆152Updated last year
- ☆13Updated 11 months ago
- Verilog HDL files☆152Updated last year
- 100 Days of RTL☆392Updated last year
- Implementation of RISC-V RV32I☆22Updated 3 years ago
- ☆13Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆39Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆24Updated 2 weeks ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 2 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- ☆165Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆14Updated 3 years ago
- ☆17Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago