VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
☆33Jul 21, 2025Updated last year
Alternatives and similar repositories for vsdsquadron-mini-internship
Users that are interested in vsdsquadron-mini-internship are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of RISC-V RV32I☆33Aug 30, 2022Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ☆14Sep 29, 2024Updated last year
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- I have implemented a fake note detection unit with image processing algorithms in MATLAB. The aspect ratio is calculated initially for th…☆11Sep 18, 2023Updated 2 years ago
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated 11 months ago
- ☆49Apr 7, 2024Updated 2 years ago
- ☆19Sep 16, 2022Updated 3 years ago
- RV64IMAC modelling using System Verilog HDL☆26Aug 15, 2026Updated 2 weeks ago
- ☆45Jul 20, 2023Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project is all about the quest of building a platooning capable robot.☆15Mar 2, 2020Updated 6 years ago
- ☆25Nov 11, 2025Updated 9 months ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- This repository contains code and diagram for Robot Arm Car with PS3 Controller and esp32☆16Mar 28, 2022Updated 4 years ago
- Repository containing code for my learning of classical and quantum machine learning. Includes a variational quantum classifier, fully-co…☆12Nov 2, 2021Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Arduino library for radio-controlled models using the CRSF protocol☆25Mar 12, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 11 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- Calibration and Depth Map Generation for Active and Passive Stereo Vision Systems.☆17Jan 30, 2026Updated 7 months ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 7 years ago
- The purpose of our project is to develop a system that can automatically detect cancer from the blood cell images. This system uses a con…☆23Jun 12, 2021Updated 5 years ago
- Scripts for aligning cryo-electron microscopy direct electron detector movies on whole movies or individual particle trajectories☆12Mar 28, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Submission repo for Coderspree☆22Jul 10, 2022Updated 4 years ago
- ☆15Oct 14, 2024Updated last year
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Semiconductor Packaging Fundamentals☆38May 19, 2025Updated last year
- ☆508Apr 25, 2026Updated 4 months ago