maazm007 / vsdsquadron-mini-internshipLinks
VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
☆27Updated last year
Alternatives and similar repositories for vsdsquadron-mini-internship
Users that are interested in vsdsquadron-mini-internship are comparing it to the libraries listed below
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- ☆111Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆22Updated 2 years ago
- Trying to get a new skill☆23Updated 5 months ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- ☆9Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆22Updated last year
- ☆15Updated 2 years ago
- ☆17Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆16Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- ☆41Updated last year
- SystemVerilog Tutorial☆149Updated 3 weeks ago
- ☆13Updated 8 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- Verilog HDL files☆141Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago