maazm007 / vsdsquadron-mini-internshipView external linksLinks
VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
☆31Jul 21, 2025Updated 6 months ago
Alternatives and similar repositories for vsdsquadron-mini-internship
Users that are interested in vsdsquadron-mini-internship are comparing it to the libraries listed below
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆31Apr 13, 2024Updated last year
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- ☆47Apr 7, 2024Updated last year
- ☆18Nov 11, 2025Updated 3 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- SLOSH-ML is a Matlab graphical user interface designed to analyze rocket propellant sloshing in space launch vehicles☆14Dec 30, 2025Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Jul 9, 2023Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 2 months ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Scripts for aligning cryo-electron microscopy direct electron detector movies on whole movies or individual particle trajectories☆12Mar 28, 2017Updated 8 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated last month
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆13Sep 18, 2025Updated 4 months ago
- ☆11Mar 17, 2022Updated 3 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- I have implemented a fake note detection unit with image processing algorithms in MATLAB. The aspect ratio is calculated initially for th…☆11Sep 18, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- A bipedal humanoid control system using a Physics-Informed Neural Network (PINN) and Reinforcement Learning (RL) for stability and manipu…☆10Aug 15, 2024Updated last year
- ☆13Feb 1, 2025Updated last year
- a mini TPU with floating point arithmetic☆49Dec 22, 2025Updated last month
- A HFT Market Simulation utilizing high-speed, efficient C++ and concurrent/parallel programming☆17Nov 3, 2023Updated 2 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- ☆14Jun 22, 2023Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆16Jan 25, 2023Updated 3 years ago
- Python API for getting prices from the Steam market.☆12Dec 6, 2024Updated last year
- Free and Open source flutter application to view and keep track of community market items on Steam. Allows user to add his own steam item…☆13Jun 5, 2021Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago