maazm007 / vsdsquadron-mini-internship
VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
☆27Updated 10 months ago
Alternatives and similar repositories for vsdsquadron-mini-internship:
Users that are interested in vsdsquadron-mini-internship are comparing it to the libraries listed below
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- opensource EDA tool flor VLSI design☆32Updated last year
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 7 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Implementation of RISC-V RV32I☆17Updated 2 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆108Updated 2 years ago
- ☆10Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆106Updated last year
- ☆15Updated 8 months ago
- ☆16Updated last year
- ☆14Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- Trying to get a new skill☆21Updated 2 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 4 months ago
- ☆9Updated 2 years ago
- ☆16Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- ☆22Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- ☆39Updated last year
- SystemVerilog Tutorial☆137Updated 2 weeks ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago