Solving Sudokus using open source formal verification tools
☆18Aug 16, 2022Updated 4 years ago
Alternatives and similar repositories for sudoku-challenge
Users that are interested in sudoku-challenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Dec 22, 2020Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10Oct 15, 2021Updated 5 years ago
- This repository contains Firmware, tools, and documentation for the Analog Paradigm Model-1 analog computer.☆11May 18, 2023Updated 3 years ago
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- A lightweight, headless Docker container for Xilinx ISE 14.7☆14Apr 27, 2026Updated 6 months ago
- ☆16Sep 14, 2020Updated 6 years ago
- impulse is a powerful waveform viewer and analyser tool, helping engineers to comfortably understand and debug complex semiconductor and …☆11Aug 19, 2025Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Python wrapper for Xilinx's XSCT/XSDB console☆10Nov 19, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A couple of perl scripts to get a Fitbit OAuth token and to use that token to upload Weightbot CSV data to Fitbit☆13Mar 16, 2016Updated 10 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- CoreScore☆180Jun 9, 2026Updated 4 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆48Updated this week
- ideas and eda software for vlsi design☆51Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 4 years ago
- ONLYOFFICE DocSpace plugins☆11Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Estimate reliability of HDD/SSD drives☆19Jan 9, 2026Updated 9 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆23Dec 27, 2022Updated 3 years ago
- FPGA environment as code!☆14Oct 14, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Internet connectivity for Williams System 7 pinball machines☆16Apr 30, 2026Updated 6 months ago
- ☆38Dec 29, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated last year