vmunoz82 / sudoku-challenge
Solving Sudokus using open source formal verification tools
☆15Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for sudoku-challenge
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 5 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated 3 weeks ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- ☆36Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- ☆39Updated last year
- Bitstream relocation and manipulation tool.☆39Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- A padring generator for ASICs☆22Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year
- Framework Open EDA Gui☆60Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Extensible FPGA control platform☆54Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆54Updated last year
- ☆22Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- ☆19Updated last year
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆63Updated 2 months ago
- ☆20Updated last week
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 4 months ago