Solving Sudokus using open source formal verification tools
☆18Aug 16, 2022Updated 3 years ago
Alternatives and similar repositories for sudoku-challenge
Users that are interested in sudoku-challenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆44Updated this week
- ☆10Oct 15, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Sep 14, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 7 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- nMigen support for Xilinx Zynq devices☆16Nov 5, 2022Updated 3 years ago
- CoreScore☆176Jun 9, 2026Updated last week
- Estimate reliability of HDD/SSD drives☆17Jan 9, 2026Updated 5 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ideas and eda software for vlsi design☆51Jun 11, 2026Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆54Jan 4, 2022Updated 4 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- ☆12Dec 22, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆20Aug 19, 2024Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆22Nov 10, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆64Aug 21, 2023Updated 2 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆34Jan 17, 2026Updated 5 months ago
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated 11 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated 2 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- Longan Nano board(GD32VF103) examples, in Rust, under macOS. Bad Apple included.☆12Dec 15, 2020Updated 5 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago