Solving Sudokus using open source formal verification tools
☆18Aug 16, 2022Updated 4 years ago
Alternatives and similar repositories for sudoku-challenge
Users that are interested in sudoku-challenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 5 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆16Sep 14, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- CoreScore☆179Jun 9, 2026Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Estimate reliability of HDD/SSD drives☆19Jan 9, 2026Updated 9 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 3 years ago
- ideas and eda software for vlsi design☆51Sep 17, 2026Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- ☆12Dec 22, 2020Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Re-coded Xilinx primitives for Verilator use☆56Jun 24, 2025Updated last year
- Internet connectivity for Williams System 7 pinball machines☆16Apr 30, 2026Updated 5 months ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆38Dec 29, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- VHDL Extensions for Emacs☆37Sep 16, 2026Updated last month
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- Python Tool for UVM Testbench Generation☆57May 19, 2024Updated 2 years ago