vmunoz82 / sudoku-challengeLinks
Solving Sudokus using open source formal verification tools
☆18Updated 3 years ago
Alternatives and similar repositories for sudoku-challenge
Users that are interested in sudoku-challenge are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Framework Open EDA Gui☆69Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Wishbone interconnect utilities☆41Updated 8 months ago
- Open Source PHY v2☆31Updated last year
- ☆38Updated 3 years ago
- Raptor end-to-end FPGA Compiler and GUI☆85Updated 9 months ago
- ☆39Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Drawio => VHDL and Verilog☆57Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆66Updated last week
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆61Updated 2 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year