vmunoz82 / sudoku-challengeView external linksLinks
Solving Sudokus using open source formal verification tools
☆18Aug 16, 2022Updated 3 years ago
Alternatives and similar repositories for sudoku-challenge
Users that are interested in sudoku-challenge are comparing it to the libraries listed below
Sorting:
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Estimate reliability of HDD/SSD drives☆15Jan 9, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆21Aug 19, 2024Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆24Feb 5, 2023Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated 3 weeks ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆40Feb 2, 2026Updated 2 weeks ago
- A repository of information and source files for toolflow-supported hardware☆32Jul 15, 2022Updated 3 years ago
- Balthazar's case and the design. Updates regularly as we progress.☆12Oct 22, 2024Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Dec 8, 2025Updated 2 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- Classifying Heartbeat Arrhythmia using novel features (Auto-regressive coefficients & RR inter-beat distance)☆31May 1, 2020Updated 5 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- ☆12Jan 21, 2026Updated 3 weeks ago
- A Arduino controled Dc load for PSU testing, battery characterization etc..☆10Aug 5, 2023Updated 2 years ago
- ☆11Jan 20, 2023Updated 3 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Environmental Studies (P/F course) - End Semester Project☆10Jun 10, 2021Updated 4 years ago
- A package of FlightSims.jl family for ROS2.☆10Jan 17, 2022Updated 4 years ago
- Simple Python script to download the entirety of Wikipedia on a weekly basis.☆13May 2, 2025Updated 9 months ago
- Retro emulation for the ODROID-GO and other ESP32 devices☆25Updated this week
- Grove - I2C Motor Driver v1.3 - L298P&ATmega8L☆13Apr 7, 2025Updated 10 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Pytorch implementation of Generative Adversarial Networks (GAN) for ULTRASOUND image.☆13Sep 12, 2018Updated 7 years ago
- A ROS Client Library targeted at microcontrollers that will connect to the ROS network using DDS-XRCE.☆13Nov 7, 2018Updated 7 years ago
- Translate a subset of C to Verilog☆11May 8, 2019Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- ☆48Jul 6, 2023Updated 2 years ago
- ☆38Dec 29, 2022Updated 3 years ago