vmunoz82 / sudoku-challengeLinks
Solving Sudokus using open source formal verification tools
☆16Updated 2 years ago
Alternatives and similar repositories for sudoku-challenge
Users that are interested in sudoku-challenge are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- ☆25Updated this week
- ☆33Updated 2 years ago
- ☆36Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Open Source AES☆31Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- Open Source PHY v2☆28Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- UART models for cocotb☆29Updated 2 years ago
- An automatic clock gating utility☆48Updated last month
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆39Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago