Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference
☆35Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for TCL-Scripting
Users that are interested in TCL-Scripting are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 23, 2024Updated last year
- ☆15Sep 16, 2022Updated 3 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆54Jan 4, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆28Apr 29, 2024Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 5 months ago
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- Tiny Tapeout project build tools + chip integration scripts☆31Mar 30, 2026Updated 2 weeks ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ECE 3300 HDL Code☆64Jan 21, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 9 months ago
- An LTspice project which contains third-order Butterworth filters built both using an inductor and a current conveyor.☆20Jan 15, 2024Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆52Mar 31, 2026Updated last week
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- Multiple scale KCF tracker (matlab code)☆10Jun 20, 2017Updated 8 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆37Feb 6, 2019Updated 7 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated last month
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆31Jan 23, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Mean-Shift (MS) Mean-Shift (MS) is widely known as one of the most basic yet powerful tracking algorithms. Mean- Shift considers feature …☆11Dec 21, 2017Updated 8 years ago
- Dr Sparsh's lecture slides on RISC-V ISA☆21Jun 9, 2025Updated 10 months ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- ☆21Sep 26, 2025Updated 6 months ago
- ☆20Aug 4, 2022Updated 3 years ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago