Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference
☆35Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for TCL-Scripting
Users that are interested in TCL-Scripting are comparing it to the libraries listed below
Sorting:
- ☆14Sep 16, 2022Updated 3 years ago
- ☆15May 23, 2024Updated last year
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 4 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- ☆11May 8, 2022Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- Multiple scale KCF tracker (matlab code)☆10Jun 20, 2017Updated 8 years ago
- Design Patterns and Best Practices in Rust by Packt Publishing☆12Feb 16, 2026Updated 2 weeks ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- ☆11Nov 17, 2025Updated 3 months ago
- Linux /proc data in a consistent, parsed format.☆10Mar 28, 2016Updated 9 years ago
- ☆13Feb 1, 2025Updated last year
- 多特征(色调+边缘+纹理)融合的目标跟踪☆10Apr 24, 2018Updated 7 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- Vim thingies☆11Jan 16, 2019Updated 7 years ago
- a mini TPU with floating point arithmetic☆51Dec 22, 2025Updated 2 months ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Feb 19, 2026Updated last week
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- ☆21Sep 26, 2025Updated 5 months ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- ☆15Jun 22, 2023Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- ☆14Mar 13, 2023Updated 2 years ago