basemhesham / Design-and-ASIC-Implementation-of-UARTLinks
This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II
☆20Updated last year
Alternatives and similar repositories for Design-and-ASIC-Implementation-of-UART
Users that are interested in Design-and-ASIC-Implementation-of-UART are comparing it to the libraries listed below
Sorting:
- ☆47Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- ☆16Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated last month
- Architectural design of data router in verilog☆31Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆21Updated last week
- System Verilog using Functional Verification☆12Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆12Updated 4 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- This is the repository for the IEEE version of the book☆70Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- AXI Interconnect☆52Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- ☆13Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆60Updated 2 years ago