basemhesham / Design-and-ASIC-Implementation-of-UART
This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II
☆12Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for Design-and-ASIC-Implementation-of-UART
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆26Updated 5 years ago
- ☆16Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- ☆16Updated 7 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- ☆36Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- ☆15Updated last year
- ☆16Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆12Updated 2 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- ☆12Updated 9 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- AXI Interconnect☆46Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated 2 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- ☆13Updated 8 months ago
- Maven Silicon Project☆18Updated 6 years ago