This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II
☆34Apr 29, 2024Updated 2 years ago
Alternatives and similar repositories for Design-and-ASIC-Implementation-of-UART
Users that are interested in Design-and-ASIC-Implementation-of-UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (ACL 2026)☆17Aug 19, 2026Updated 2 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆55Mar 3, 2024Updated 2 years ago
- This repository contains the implementation of an SPI (Serial Peripheral Interface) communication protocol with single port sync RAM.☆11Jan 31, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Sep 16, 2022Updated 4 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- ☆44Sep 30, 2025Updated last year
- ☆24Sep 26, 2025Updated last year
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 5 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- ☆16May 6, 2026Updated 6 months ago
- ☆10Aug 30, 2025Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆40Dec 30, 2022Updated 3 years ago
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Apr 5, 2021Updated 5 years ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆87Oct 11, 2019Updated 7 years ago
- ☆31Jan 30, 2025Updated last year
- Connect AI agents to a live Synopsys Verdi session through MCP: waveforms, signal values, driver tracing, and RTL source.☆21Oct 14, 2026Updated 3 weeks ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago