ksettaluri6 / AutoCkt
Deep Reinforcement Learning of Analog Circuit Designs
☆98Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AutoCkt
- ☆16Updated 2 years ago
- Analog Placement Quality Prediction☆19Updated last year
- awesome-Analog-IC-Design-Automation☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- ☆29Updated last year
- ☆28Updated 2 years ago
- ☆50Updated 3 years ago
- ☆56Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆32Updated 4 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆19Updated 2 months ago
- ☆15Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- ☆72Updated last month
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- ☆15Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- ☆22Updated last week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆102Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆11Updated last year
- ☆20Updated last month
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- Artificial Netlist Generator☆33Updated 8 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆10Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Machine Generated Analog IC Layout☆213Updated 6 months ago
- ☆25Updated last year