PKU-IDEA / SymDetect
Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SymDetect
- Analog Placement Quality Prediction☆19Updated last year
- ☆15Updated 3 years ago
- Artificial Netlist Generator☆33Updated 8 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- ☆28Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago
- ☆15Updated 4 months ago
- awesome-Analog-IC-Design-Automation☆29Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 2 weeks ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- ☆20Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆19Updated 2 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- ☆16Updated 2 years ago
- ☆50Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- ☆19Updated 2 weeks ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆11Updated 2 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- DATC RDF☆48Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆20Updated 2 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Open Source Detailed Placement engine☆34Updated 4 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago