PKU-IDEA / SymDetect
Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
☆13Updated 2 years ago
Alternatives and similar repositories for SymDetect:
Users that are interested in SymDetect are comparing it to the libraries listed below
- ☆16Updated 3 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated last month
- ☆38Updated last week
- ☆31Updated 3 years ago
- just checking☆15Updated 2 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆34Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- GNN-RE datasets for circuit recognition☆45Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆38Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- VLSI EDA Global Router☆72Updated 7 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 6 months ago
- ☆26Updated 10 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆36Updated 10 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆46Updated 3 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆17Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆37Updated 2 weeks ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆16Updated 3 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 8 months ago
- ☆22Updated 6 months ago
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago
- ☆24Updated last year
- ☆43Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago