kouroshHakha / bagnet_ngspiceLinks
☆17Updated 3 years ago
Alternatives and similar repositories for bagnet_ngspice
Users that are interested in bagnet_ngspice are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆71Updated 2 months ago
- Artificial Netlist Generator☆46Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- Machine Generated Analog IC Layout☆263Updated last year
- Deep Reinforcement Learning of Analog Circuit Designs☆128Updated 2 years ago
- ☆115Updated last week
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- ☆328Updated last week
- ☆32Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆295Updated this week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆74Updated 6 months ago
- ☆47Updated last year
- ☆24Updated last year
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆79Updated 11 months ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- ☆60Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- ☆32Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated 11 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆29Updated last year
- ☆97Updated 6 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year