kouroshHakha / bagnet_ngspiceLinks
☆17Updated 3 years ago
Alternatives and similar repositories for bagnet_ngspice
Users that are interested in bagnet_ngspice are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- Artificial Netlist Generator☆44Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- ☆69Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Deep Reinforcement Learning of Analog Circuit Designs☆126Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 5 months ago
- ☆105Updated 3 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- Machine Generated Analog IC Layout☆261Updated last year
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆43Updated 2 years ago
- ☆45Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆73Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆290Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 4 months ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- ☆31Updated 3 years ago
- ☆23Updated last year
- ☆31Updated 2 years ago
- ☆94Updated 5 months ago
- Analog and mixed-signal automatic placer☆12Updated 2 years ago
- ☆324Updated last week
- ☆58Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆46Updated 2 months ago