JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
Combination of Analog Circuit Sizing and DL.
☆18Updated last year
Alternatives and similar repositories for Deep-Learning-For-Analog-Circuit-Sizing:
Users that are interested in Deep-Learning-For-Analog-Circuit-Sizing are comparing it to the libraries listed below
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆35Updated 7 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Automatic generation of real number models from analog circuits☆37Updated 10 months ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago
- ☆28Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆30Updated 9 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆11Updated 2 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆14Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated last week
- Digital Standard Cells based SAR ADC☆12Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- ☆20Updated 3 years ago
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆15Updated 5 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- LAYout with Gridded Objects v2☆55Updated 3 weeks ago
- tools regarding on analog modeling, validation, and generation☆21Updated last year
- Datasets for EDA LLM research☆20Updated last month
- ☆32Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 7 months ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- skywater 130nm pdk☆26Updated 4 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- ☆37Updated 10 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆41Updated 3 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open Source PHY v2☆25Updated 9 months ago
- Reinforcement learning assisted analog layout design flow.☆20Updated 8 months ago