Alternatives and similar repositories for Deep-Learning-For-Analog-Circuit-Sizing:

Users that are interested in Deep-Learning-For-Analog-Circuit-Sizing are comparing it to the libraries listed below

• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 9 months ago
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆13Updated 6 months ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆28Updated 9 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• AyarLabs / ACG
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆13Updated 4 years ago
• ChrisZonghaoLi / sky130_ldo_rl
  This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.
  ☆34Updated 6 months ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆24Updated last year
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆30Updated 5 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated this week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated 3 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆21Updated 5 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆26Updated 8 months ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆21Updated last year
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆20Updated this week
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆27Updated 2 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆16Updated 3 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆18Updated 8 months ago
• kouroshHakha / bagnet_ngspice
  ☆17Updated 2 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 4 years ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 5 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 6 months ago
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆12Updated 5 years ago
• eda-ricercatore / Modica-SRAM
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆15Updated 3 years ago