JinwooWang / Deep-Learning-For-Analog-Circuit-SizingLinks
Combination of Analog Circuit Sizing and DL.
☆17Updated 2 years ago
Alternatives and similar repositories for Deep-Learning-For-Analog-Circuit-Sizing
Users that are interested in Deep-Learning-For-Analog-Circuit-Sizing are comparing it to the libraries listed below
Sorting:
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆14Updated 3 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆76Updated 10 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆46Updated last year
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 6 years ago
- Datasets for EDA LLM research☆35Updated 11 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Updated 5 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆126Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- ☆20Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆128Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- ☆32Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- skywater 130nm pdk☆39Updated 3 weeks ago
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆107Updated 4 months ago
- ☆33Updated 5 years ago
- Open source process design kit for 28nm open process☆69Updated last year