JinwooWang / Deep-Learning-For-Analog-Circuit-SizingLinks
Combination of Analog Circuit Sizing and DL.
☆18Updated 2 years ago
Alternatives and similar repositories for Deep-Learning-For-Analog-Circuit-Sizing
Users that are interested in Deep-Learning-For-Analog-Circuit-Sizing are comparing it to the libraries listed below
Sorting:
- Automatic generation of real number models from analog circuits☆48Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆47Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆69Updated this week
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Updated 3 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 6 years ago
- Datasets for EDA LLM research☆37Updated last year
- ☆33Updated 6 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Updated 3 years ago
- ☆20Updated 4 years ago
- LAYout with Gridded Objects☆31Updated 5 years ago
- ☆32Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 4 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆129Updated 2 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Open Source PHY v2☆33Updated last year
- skywater 130nm pdk☆41Updated 2 weeks ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- BAG framework☆31Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Updated 9 years ago