☆166Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 6 years ago
- LAYout with Gridded Objects☆34Jun 18, 2020Updated 5 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- ☆359May 8, 2026Updated last week
- Machine Generated Analog IC Layout☆286Apr 24, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- BAG framework☆35Dec 27, 2024Updated last year
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 10 months ago
- ☆19Mar 29, 2022Updated 4 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- ☆57Sep 30, 2023Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆333Oct 22, 2025Updated 6 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 2 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆134Apr 28, 2026Updated 3 weeks ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆77Updated this week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆31Jul 30, 2022Updated 3 years ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆463May 14, 2026Updated last week
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆49Jun 24, 2024Updated last year
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Description Library☆93Feb 17, 2026Updated 3 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 3 months ago
- The Xyce™ Parallel Electronic Simulator☆142Apr 27, 2026Updated 3 weeks ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆32Jun 5, 2024Updated last year
- genetic and neural net optimization for circuit design☆19Mar 29, 2022Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 6 months ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆20May 25, 2024Updated last year
- A seamless python to Cadence Virtuoso Skill interface☆309Mar 23, 2026Updated last month
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ☆91Nov 7, 2022Updated 3 years ago
- ☆14May 11, 2022Updated 4 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆128May 6, 2026Updated 2 weeks ago