☆164Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below
Sorting:
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- LAYout with Gridded Objects☆32Jun 18, 2020Updated 5 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- ☆342Jan 13, 2026Updated 2 months ago
- Machine Generated Analog IC Layout☆274Apr 24, 2024Updated last year
- BAG framework☆33Dec 27, 2024Updated last year
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- ☆18Mar 29, 2022Updated 3 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- ☆57Sep 30, 2023Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 4 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆448Mar 12, 2026Updated last week
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 3 years ago
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated 3 weeks ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆17May 25, 2024Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆29Jun 5, 2024Updated last year
- genetic and neural net optimization for circuit design☆18Mar 29, 2022Updated 3 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- ☆87Nov 7, 2022Updated 3 years ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆121Nov 21, 2025Updated 4 months ago
- ☆13May 11, 2022Updated 3 years ago