ucb-art / BAG_frameworkLinks
☆150Updated 2 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below
Sorting:
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ☆171Updated 4 years ago
- Machine Generated Analog IC Layout☆252Updated last year
- ☆315Updated 2 months ago
- LAYout with Gridded Objects v2☆63Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆184Updated 5 years ago
- BAG framework☆30Updated 8 months ago
- ☆187Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆264Updated 2 weeks ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated 4 months ago
- Read Spectre PSF files☆66Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆96Updated 4 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆288Updated 2 months ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆355Updated last week
- liberty parser (For parsing IC timing lib file)☆64Updated 2 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆159Updated last month
- ☆105Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆77Updated 4 years ago
- ☆84Updated this week
- A seamless python to Cadence Virtuoso Skill interface☆232Updated 6 months ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆75Updated 3 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆213Updated 3 weeks ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago