ucb-art / BAG_framework

Related projects ⓘ

Alternatives and complementary repositories for BAG_framework

• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆267Updated 2 months ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆213Updated 6 months ago
• ncsu-eda / FreePDK3
  ☆118Updated 3 years ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆151Updated 4 years ago
• The-OpenROAD-Project / asap7
  ☆100Updated 4 months ago
• bojackchen / digital-flow
  This is a tutorial on standard digital design flow
  ☆73Updated 3 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆233Updated last month
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆52Updated last month
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆30Updated 4 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆147Updated last year
• ucb-art / bag
  BAG framework
  ☆21Updated 3 months ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆51Updated this week
• ABKGroup / PROBE3.0
  ☆36Updated 7 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆41Updated 4 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆105Updated 8 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆121Updated 9 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆53Updated 8 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆241Updated 3 weeks ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆136Updated 2 weeks ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆46Updated 2 weeks ago
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆64Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆51Updated 7 years ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆255Updated last week
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 3 years ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆291Updated 2 weeks ago
• bmurmann / ADC-survey
  ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)
  ☆166Updated 3 months ago
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆132Updated this week
• pkuzjx / eda-collection
  ☆99Updated 4 years ago