Alternatives and similar repositories for BAG_framework:

Users that are interested in BAG_framework are comparing it to the libraries listed below

• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆292Updated 3 weeks ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆166Updated 5 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆230Updated 11 months ago
• ncsu-eda / FreePDK3
  ☆139Updated 3 years ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆313Updated 2 months ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆246Updated last month
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆59Updated last month
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated 2 months ago
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆32Updated 4 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆132Updated 3 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆272Updated this week
• The-OpenROAD-Project / asap7
  ☆144Updated 3 weeks ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆175Updated last week
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆268Updated this week
• ucb-art / bag
  BAG framework
  ☆25Updated 3 months ago
• muhammadaldacher / Layout-Design-of-an-8x8-SRAM-array
  The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…
  ☆71Updated 2 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆127Updated last year
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆66Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆65Updated 2 months ago
• pkuzjx / eda-collection
  ☆103Updated 5 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆66Updated this week
• idea-fasoc / fasoc
  ☆53Updated last year
• bojackchen / digital-flow
  This is a tutorial on standard digital design flow
  ☆75Updated 3 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆196Updated last month
• trimcao / lef-parser
  Parser for LEF library files
  ☆33Updated 4 years ago
• parallaxsw / OpenSTA
  ☆63Updated this week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆104Updated 4 months ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆80Updated 7 months ago