☆162Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for BAG_framework
Users that are interested in BAG_framework are comparing it to the libraries listed below
Sorting:
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- ☆339Jan 13, 2026Updated last month
- BAG framework☆41Jul 24, 2024Updated last year
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- BAG framework☆32Dec 27, 2024Updated last year
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- ☆18Mar 29, 2022Updated 3 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆131Jun 12, 2023Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Feb 22, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆16May 25, 2024Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆51May 24, 2020Updated 5 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆13May 11, 2022Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 12, 2026Updated 2 weeks ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago