ucb-art / BAG_framework
☆146Updated 2 years ago
Alternatives and similar repositories for BAG_framework:
Users that are interested in BAG_framework are comparing it to the libraries listed below
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- ☆277Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- Machine Generated Analog IC Layout☆219Updated 9 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆244Updated last week
- ☆121Updated 6 months ago
- ☆132Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆264Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆306Updated last week
- BAG framework☆22Updated last month
- LAYout with Gridded Objects v2☆55Updated this week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆115Updated 10 months ago
- Read Spectre PSF files☆56Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 8 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆143Updated 2 months ago
- ☆55Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆254Updated 3 months ago
- ☆101Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆166Updated last month
- ☆39Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆198Updated 3 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆126Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆149Updated 3 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 5 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- A seamless python to Cadence Virtuoso Skill interface☆187Updated 9 months ago