AyarLabs / ACGLinks
Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
☆15Updated 5 years ago
Alternatives and similar repositories for ACG
Users that are interested in ACG are comparing it to the libraries listed below
Sorting:
- skywater 130nm pdk☆32Updated last week
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 2 weeks ago
- Reinforcement learning assisted analog layout design flow.☆25Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- BAG framework☆41Updated last year
- Interchange formats for chip design.☆31Updated 3 months ago
- Hardware Description Library☆82Updated 4 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated last month
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆19Updated 2 weeks ago
- ☆20Updated 3 years ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- LAYout with Gridded Objects v2☆62Updated 2 months ago
- BAG framework☆30Updated 8 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆40Updated last year
- A python3 gm/ID starter kit☆52Updated 2 weeks ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- KLayout technology files for FreePDK45☆22Updated 4 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- Files for Advanced Integrated Circuits☆29Updated 3 months ago
- Reinforcement learning assisted analog layout design flow.☆29Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆34Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago