AyarLabs / ACG
Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for ACG
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆19Updated 4 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- skywater 130nm pdk☆26Updated last month
- A python3 gm/ID starter kit☆38Updated 2 months ago
- Interchange formats for chip design.☆27Updated 2 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆11Updated 2 months ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- Files for Advanced Integrated Circuits☆25Updated last week
- Verilog-A simulation models☆53Updated 3 weeks ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- ☆20Updated 2 years ago
- ☆13Updated 6 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated this week
- ☆12Updated last year
- A C++ VLSI circuit schematic and layout database library☆13Updated 4 months ago
- BAG framework☆41Updated 3 months ago
- Reinforcement learning assisted analog layout design flow.☆17Updated 4 months ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆11Updated 5 years ago
- Hardware Description Library☆69Updated 2 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- ☆36Updated 7 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- BAG framework☆22Updated 3 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆16Updated 8 months ago