Alternatives and similar repositories for ACG

Users that are interested in ACG are comparing it to the libraries listed below

• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆26Updated last year
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆37Updated last week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 7 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆63Updated this week
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 8 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆33Updated last week
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆17Updated 2 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆54Updated 2 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆67Updated 9 months ago
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆24Updated last year
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆14Updated 6 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆29Updated 3 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆51Updated 10 months ago
• google / bigspicy
  ☆40Updated 2 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆18Updated 4 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 5 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆41Updated 4 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆14Updated last month
• ucb-art / bag
  BAG framework
  ☆30Updated 11 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆90Updated last month
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 4 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆66Updated 5 months ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago