AyarLabs / ACG
Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
☆14Updated 4 years ago
Alternatives and similar repositories for ACG:
Users that are interested in ACG are comparing it to the libraries listed below
- BAG framework☆40Updated 7 months ago
- ☆22Updated 4 years ago
- skywater 130nm pdk☆26Updated this week
- ☆20Updated 3 years ago
- Automatic generation of real number models from analog circuits☆38Updated 11 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Interchange formats for chip design.☆29Updated 2 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆41Updated 5 years ago
- Advanced Integrated Circuits 2024☆24Updated 3 months ago
- Hardware Description Library☆77Updated last month
- Skywater 130nm Klayout Device Generators PDK☆29Updated 7 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆48Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆15Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- KLayout technology files for FreePDK45☆21Updated 3 years ago
- ☆17Updated 10 months ago
- ☆39Updated last year
- Python library for KLayout (https://www.klayout.de/)☆24Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆26Updated this week
- Reinforcement learning assisted analog layout design flow.☆20Updated 8 months ago
- A tiny Python package to parse spice raw data files.☆48Updated 2 years ago
- ☆12Updated 2 years ago
- Circuit Automatic Characterization Engine☆47Updated 3 weeks ago
- ☆53Updated last year
- Files for Advanced Integrated Circuits☆28Updated last month
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Open Analog Design Environment☆22Updated last year