kkunal1408 / GANA_circuit_dataLinks
just checking
☆16Updated 3 years ago
Alternatives and similar repositories for GANA_circuit_data
Users that are interested in GANA_circuit_data are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated 3 weeks ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- Artificial Netlist Generator☆39Updated last year
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆23Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- GNN-RE datasets for circuit recognition☆51Updated 2 years ago
- ☆44Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆28Updated last year
- Analog Placement Quality Prediction☆23Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- ☆16Updated last year
- ☆57Updated 4 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆61Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 11 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- ☆51Updated 2 months ago
- ☆34Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆44Updated 9 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆11Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- ☆15Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆47Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆16Updated 3 years ago
- ☆23Updated 9 months ago