kkunal1408 / GANA_circuit_data
just checking
☆13Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for GANA_circuit_data
- ☆15Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- Artificial Netlist Generator☆33Updated 8 months ago
- GNN-RE datasets for circuit recognition☆38Updated last year
- ☆27Updated 11 months ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆18Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Analog Placement Quality Prediction☆19Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆11Updated last year
- ☆12Updated 6 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆20Updated 2 months ago
- ☆14Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 2 weeks ago
- ☆15Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- ☆50Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆19Updated 2 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆10Updated 3 years ago
- ☆26Updated 11 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ☆38Updated last year
- awesome-Analog-IC-Design-Automation☆29Updated last year
- ☆14Updated 2 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆45Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆19Updated last year
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆144Updated 10 months ago