bluecheetah / bagLinks
BAG framework
☆41Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below
Sorting:
- ☆55Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- Hardware Description Library☆82Updated 4 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 6 months ago
- ☆44Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆42Updated 6 months ago
- Interchange formats for chip design.☆31Updated 3 months ago
- ☆48Updated 6 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 3 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- ☆33Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- LAYout with Gridded Objects v2☆61Updated 2 months ago
- Open source process design kit for 28nm open process☆60Updated last year
- ☆83Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆47Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago