BAG framework
☆44Jul 24, 2024Updated 2 years ago
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- ☆172Dec 4, 2022Updated 3 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- BAG framework☆37Dec 27, 2024Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆58Sep 30, 2023Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆61May 20, 2020Updated 6 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆348Oct 22, 2025Updated 9 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆17Jan 10, 2026Updated 7 months ago
- Machine Generated Analog IC Layout☆293Apr 24, 2024Updated 2 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆19Apr 23, 2010Updated 16 years ago
- Read Spectre PSF files☆80Dec 12, 2025Updated 8 months ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆27Jun 28, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Cadence Virtuoso Design Management System☆39Nov 13, 2022Updated 3 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆162Sep 3, 2022Updated 3 years ago
- sram/rram/mram.. compiler☆55Sep 11, 2023Updated 2 years ago
- PSF simulation data c++ library☆29Jan 14, 2024Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆490Updated this week
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- ☆381Aug 7, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- genetic and neural net optimization for circuit design☆19Mar 29, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- ☆130May 11, 2023Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated last week
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆112Aug 21, 2024Updated last year
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆139Jul 7, 2026Updated last month
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆91Dec 18, 2024Updated last year
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago