BAG framework
☆42Jul 24, 2024Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- ☆165Dec 4, 2022Updated 3 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- BAG framework☆35Dec 27, 2024Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆57Sep 30, 2023Updated 2 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 16 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆329Oct 22, 2025Updated 6 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆15Jan 10, 2026Updated 3 months ago
- Machine Generated Analog IC Layout☆284Apr 24, 2024Updated 2 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Read Spectre PSF files☆78Dec 12, 2025Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Cadence Virtuoso Design Management System☆37Nov 13, 2022Updated 3 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆162Sep 3, 2022Updated 3 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆35Jul 29, 2024Updated last year
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- PSF simulation data c++ library☆29Jan 14, 2024Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆458Updated this week
- ☆355Apr 28, 2026Updated last week
- Integrated Circuit Layout☆61Feb 25, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated 3 weeks ago
- ☆124May 11, 2023Updated 2 years ago
- genetic and neural net optimization for circuit design☆19Mar 29, 2022Updated 4 years ago
- ☆20Apr 19, 2024Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 10 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Aug 21, 2024Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆54Dec 13, 2025Updated 4 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆58Mar 13, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Apr 28, 2026Updated last week
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆92Dec 18, 2024Updated last year