bluecheetah / bagLinks
BAG framework
☆41Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below
Sorting:
- ☆57Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated 2 weeks ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Open Analog Design Environment☆25Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- An automatic clock gating utility☆51Updated 8 months ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- ☆38Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated last week
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Hardware Description Library☆88Updated 8 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- ☆20Updated 4 years ago
- ☆44Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- ☆44Updated 10 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆57Updated last week
- ☆85Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 11 months ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆23Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago