bluecheetah / bagLinks
BAG framework
☆41Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below
Sorting:
- ☆56Updated 2 years ago
- ☆43Updated 9 months ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Open Analog Design Environment☆25Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆41Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Circuit Automatic Characterization Engine☆51Updated 9 months ago
- Qrouter detail router for digital ASIC designs☆57Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Hardware Description Library☆88Updated 7 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 10 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 5 months ago
- An automatic clock gating utility☆51Updated 7 months ago
- Interchange formats for chip design.☆36Updated 6 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- ☆19Updated last year
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- ☆50Updated 9 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆85Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- ☆44Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆45Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated last week
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year