Alternatives and similar repositories for bag:

Users that are interested in bag are comparing it to the libraries listed below

• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆23Updated last year
• efabless / caravel_user_project_analog
  ☆46Updated last month
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆37Updated 2 years ago
• MatBucher / ekv3model
  ☆17Updated 11 months ago
• idea-fasoc / fasoc
  ☆53Updated last year
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆60Updated this week
• efabless / mpw_precheck
  ☆37Updated last month
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last month
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆79Updated last month
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆30Updated 8 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆45Updated 8 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 5 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆62Updated last month
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆22Updated 2 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆114Updated 2 weeks ago
• efabless / chipignite-resources
  ☆79Updated 2 years ago