BAG framework
☆42Jul 24, 2024Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- ☆164Dec 4, 2022Updated 3 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- BAG framework☆33Dec 27, 2024Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆40Apr 2, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆57Sep 30, 2023Updated 2 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆324Oct 22, 2025Updated 5 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated 2 months ago
- Machine Generated Analog IC Layout☆277Apr 24, 2024Updated last year
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Read Spectre PSF files☆74Dec 12, 2025Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆160Sep 3, 2022Updated 3 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Berkeley Analog Generator☆16Apr 3, 2019Updated 6 years ago
- PSF simulation data c++ library☆28Jan 14, 2024Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆451Updated this week
- ☆342Jan 13, 2026Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 3 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- ☆123May 11, 2023Updated 2 years ago
- genetic and neural net optimization for circuit design☆18Mar 29, 2022Updated 3 years ago
- ☆20Apr 19, 2024Updated last year
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated 2 weeks ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A Python and SKILL Framework for Cadence Virtuoso☆51Dec 13, 2025Updated 3 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆108Aug 21, 2024Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆54Mar 13, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆131Feb 3, 2026Updated last month
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆90Dec 18, 2024Updated last year