BAG framework
☆44Jul 24, 2024Updated 2 years ago
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- BAG framework☆40Dec 27, 2024Updated last year
- ☆173Dec 4, 2022Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆62May 20, 2020Updated 6 years ago
- ☆59Sep 30, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- genetic and neural net optimization for circuit design☆19Mar 29, 2022Updated 4 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆41Aug 22, 2020Updated 6 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆44Apr 2, 2020Updated 6 years ago
- Machine Generated Analog IC Layout☆304Apr 24, 2024Updated 2 years ago
- Cadence Virtuoso Design Management System☆40Nov 13, 2022Updated 3 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆20Apr 23, 2010Updated 16 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 9 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- Read Spectre PSF files☆81Sep 9, 2026Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- Cadence Virtuoso Git Integration written in SKILL++☆163Sep 3, 2022Updated 4 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆149Updated this week
- LAYout with Gridded Objects v2☆71Jul 4, 2026Updated 3 months ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- sram/rram/mram.. compiler☆57Sep 11, 2023Updated 3 years ago
- ☆403Sep 15, 2026Updated last month
- A library that renders impedance charts that include capacitance and inductance grids.☆15Mar 1, 2025Updated last year
- ☆16Mar 17, 2026Updated 7 months ago
- PSF simulation data c++ library☆30Jan 14, 2024Updated 2 years ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆44Aug 25, 2026Updated 2 months ago
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Nov 29, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆92Dec 18, 2024Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆507Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆60Dec 13, 2025Updated 10 months ago
- Copyleftist's Standard Cell Library☆107May 2, 2024Updated 2 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 6 years ago
- Space CACD☆11Oct 16, 2019Updated 7 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆47Dec 5, 2017Updated 8 years ago