BAG framework
☆42Jul 24, 2024Updated last year
Alternatives and similar repositories for bag
Users that are interested in bag are comparing it to the libraries listed below
Sorting:
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- ☆162Dec 4, 2022Updated 3 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- BAG framework☆33Dec 27, 2024Updated last year
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- ☆57Sep 30, 2023Updated 2 years ago
- Interchange formats for chip design.☆37Feb 15, 2026Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆318Oct 22, 2025Updated 4 months ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- Cadence Virtuoso Git Integration written in SKILL++☆157Sep 3, 2022Updated 3 years ago
- Read Spectre PSF files☆73Dec 12, 2025Updated 2 months ago
- ☆20Apr 19, 2024Updated last year
- Machine Generated Analog IC Layout☆271Apr 24, 2024Updated last year
- PSF simulation data c++ library☆27Jan 14, 2024Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆49Dec 13, 2025Updated 2 months ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Feb 28, 2026Updated last week
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- ☆122May 11, 2023Updated 2 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- ☆339Jan 13, 2026Updated last month
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- XCircuit circuit drawing and schematic capture tool☆140Nov 13, 2025Updated 3 months ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago