parkerluxu / awesome-Analog-IC-Design-AutomationView external linksLinks
awesome-Analog-IC-Design-Automation
☆46Apr 19, 2023Updated 2 years ago
Alternatives and similar repositories for awesome-Analog-IC-Design-Automation
Users that are interested in awesome-Analog-IC-Design-Automation are comparing it to the libraries listed below
Sorting:
- Analog and mixed-signal automatic placer☆12Feb 14, 2023Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆26Jun 17, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- ☆334Jan 13, 2026Updated last month
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Machine Generated Analog IC Layout☆268Apr 24, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- MESD MOSFET Electrical Simulation Dataset☆15Dec 26, 2025Updated last month
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- ☆28Aug 11, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆16Dec 28, 2021Updated 4 years ago
- Files for Advanced Integrated Circuits☆36Jan 17, 2026Updated 3 weeks ago
- ☆74Oct 29, 2025Updated 3 months ago
- ☆26Nov 7, 2024Updated last year
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 4 years ago
- Gm over Id methodology☆36Jun 8, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- An approach for Circuit Synthesis using Dataset Threshold queries.☆14May 28, 2023Updated 2 years ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- ☆32Dec 16, 2021Updated 4 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ☆100Dec 31, 2025Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆71Updated this week
- Python library for SerDes modelling☆82Jul 18, 2024Updated last year
- Interchange formats for chip design.☆36Feb 3, 2026Updated 2 weeks ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- ☆24Jul 18, 2024Updated last year