Top-level repository of ACT Ecosystem
☆28Jun 8, 2026Updated 3 months ago
Alternatives and similar repositories for act
Users that are interested in act are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 8 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 8 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆18Feb 25, 2026Updated 6 months ago
- Virtual Decoupled Cores: Composable Programming Framework and Runtime for Async GPUs☆22Sep 8, 2026Updated last week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- MLIR-in as a compiler stack for ucb-bar☆19Updated this week
- Verified graph rewriting (for dataflow circuits).☆28Jul 15, 2026Updated 2 months ago
- ☆35Sep 12, 2026Updated last week
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 8 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆21Jan 17, 2026Updated 8 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MLIR+EqSat☆30Jan 10, 2026Updated 8 months ago
- TensorRight: Automated Verification of Tensor Graph Rewrites☆25Nov 9, 2025Updated 10 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆92Apr 26, 2026Updated 4 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆74Aug 1, 2025Updated last year
- Allo Accelerator Design and Programming Framework (PLDI'24)☆411Sep 8, 2026Updated last week
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated 3 weeks ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- ☆18Aug 10, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Mar 26, 2025Updated last year
- E-Graphs, natively in MLIR☆39Updated this week
- A compiler for lowering quantized ML models to AMD AI Engine (AIE) firmware.☆21Updated this week
- pangenome alignment, implicit/explicit graph, and variants for human pangenome project release 2☆24Sep 9, 2026Updated last week
- isla coq infrastructure☆22Mar 11, 2025Updated last year
- Official codebase for the MLSys 2026 paper "IntAttention: A Fully Integer Attention Pipeline for Efficient Edge Inference". It enables hi…☆21May 29, 2026Updated 3 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 9 months ago
- A standard for floating point accuracy benchmarks☆64Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Driving Snax with MLIR☆25Apr 22, 2026Updated 4 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆37Mar 28, 2026Updated 5 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ot-coq☆17Sep 5, 2023Updated 3 years ago
- ☆20Jan 2, 2026Updated 8 months ago