AXI support for Migen/MiSoC
☆28Jul 22, 2026Updated this week
Alternatives and similar repositories for migen-axi
Users that are interested in migen-axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- GCC for XAP☆15Jun 13, 2014Updated 12 years ago
- [Unofficial] Linux drivers for the Conexant HSF Softmodem family☆14Jun 30, 2019Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- C/C++ Client SDK for writing REST clients using libcurl☆20Aug 26, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Very simple rsync backup script inspired by rsnapshot that pushes incremental backups to a server☆14Apr 25, 2016Updated 10 years ago
- not infinite, but huge canvas collaborative vector drawing program☆13Oct 28, 2018Updated 7 years ago
- ☆27Nov 20, 2022Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 4 months ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- C Database abstraction library with json based language☆45Apr 26, 2026Updated 2 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- enclosure for the mainboard and zturn lite☆13Mar 13, 2020Updated 6 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Command line tool to execute jobs in Cirrus CI☆12Aug 31, 2023Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- art(?) through random code☆10Jan 3, 2023Updated 3 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆14Aug 25, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- YosysHQ SVA AXI Properties☆53Feb 7, 2023Updated 3 years ago