quartiq / phaser
Phaser AWG DSP design
☆11Updated last year
Alternatives and similar repositories for phaser:
Users that are interested in phaser are comparing it to the libraries listed below
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆38Updated 2 years ago
- Sayma AMC/RTM issue tracker☆42Updated 6 years ago
- Quad channel 1GS/s RF generator card with dual IQ upconverter and dual 5MS/s ADC and FPGA in EEM form factor☆14Updated 2 years ago
- EVEREST: e-Versatile Research Stick for peoples☆35Updated last year
- ☆36Updated last year
- Wishbone bridge over SPI☆11Updated 5 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆14Updated 2 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Graded exercises for nMigen (WIP)☆56Updated 4 years ago
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆21Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- migen + misoc + redpitaya = digital servo☆36Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆60Updated last year
- Kasli is a powerful FPGA carrier, capable of controlling 12 Eurocard extension modules.☆18Updated 2 years ago
- 16-channel 125MS/s 16bit DAC in FMC form factor.☆16Updated 7 months ago
- ☆12Updated 4 years ago
- ☆28Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆10Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated 11 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Modular 8-channel RF power amplifier☆15Updated 3 months ago