quartiq / bscan_spi_bitstreamsLinks
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆56Updated 2 years ago
Alternatives and similar repositories for bscan_spi_bitstreams
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below
Sorting:
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆46Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Small footprint and configurable SPI core☆43Updated this week
- Wishbone controlled I2C controllers☆53Updated 10 months ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- open-source logic analyzer for FPGAs☆98Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- ☆114Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated this week
- An example of how to use the Xilinx ISE toolchain from the command line☆61Updated 6 years ago
- ☆50Updated 3 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Small footprint and configurable JESD204B core☆45Updated 4 months ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆152Updated 4 years ago