quartiq / bscan_spi_bitstreams
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆54Updated 2 years ago
Alternatives and similar repositories for bscan_spi_bitstreams
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- ☆46Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Project X-Ray Database: XC7 Series☆67Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆90Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆63Updated last month
- ☆50Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Portable HyperRAM controller☆54Updated 5 months ago
- Verilog Repository for GIT☆32Updated 4 years ago
- A wishbone controlled scope for FPGA's☆81Updated last year
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- understanding the tinyfpga bootloader☆24Updated 7 years ago