quartiq / bscan_spi_bitstreamsLinks
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆57Updated 2 years ago
Alternatives and similar repositories for bscan_spi_bitstreams
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- ☆45Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- Nitro USB FPGA core☆85Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆154Updated 4 years ago
- open-source logic analyzer for FPGAs☆99Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Various JTAG boundary scan tools☆36Updated 5 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆121Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- A simple script to build open-source FPGA tools.☆54Updated 3 years ago
- ☆54Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- artix-7 PCIe dev board☆31Updated 8 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- ☆44Updated 9 months ago