FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆63Mar 16, 2023Updated 3 years ago
Alternatives and similar repositories for bscan_spi_bitstreams
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- ☆41Jan 7, 2022Updated 4 years ago
- A flexible, simple, yet powerful FPGA development board.☆17Feb 7, 2018Updated 8 years ago
- DDS board using the 1GSPS AD9910.☆20Dec 11, 2018Updated 7 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Nov 21, 2021Updated 4 years ago
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- Simple CH347 SPI-NOR programmer☆17Oct 20, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆25Oct 22, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Flashing Pano Logic thin clients without a programmer☆44May 20, 2022Updated 4 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆22May 30, 2019Updated 7 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆28May 11, 2026Updated 5 months ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 8 years ago
- Primary GIT Repository for the Zephyr Project☆13Updated this week
- Xilinx Virtual Cable Server for Raspberry Pi☆127Mar 14, 2022Updated 4 years ago
- Altera JTAG UART wrapper for Bluespec☆27Mar 27, 2014Updated 12 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated last month
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- Very small and high performance CPU☆13Dec 3, 2024Updated last year
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- ☆13Jan 5, 2014Updated 12 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆292Jun 4, 2026Updated 4 months ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 9 years ago
- Single-chip solution for Hi-speed USB2.0(480Mbps) JTAG/SPI Debugger based on RISC-V MCU CH32V30x/CH32V20x☆129Jun 6, 2023Updated 3 years ago
- ☆26Feb 15, 2025Updated last year
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago