quartiq / bscan_spi_bitstreams
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆52Updated last year
Related projects ⓘ
Alternatives and complementary repositories for bscan_spi_bitstreams
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆21Updated 4 years ago
- ☆44Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Verilog FT245 to AXI stream interface☆26Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 7 months ago
- ☆97Updated last year
- Generic Logic Interfacing Project☆44Updated 4 years ago
- ☆43Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- ☆17Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago