quartiq / bscan_spi_bitstreamsLinks
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆54Updated 2 years ago
Alternatives and similar repositories for bscan_spi_bitstreams
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆46Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Generic Logic Interfacing Project☆46Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- PCIe analyzer experiments☆52Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Small footprint and configurable SPI core☆42Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆65Updated 2 months ago
- Small footprint and configurable JESD204B core☆42Updated last week
- ☆45Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆70Updated this week
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year