quartiq / bscan_spi_bitstreams
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆53Updated last year
Alternatives and similar repositories for bscan_spi_bitstreams:
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆87Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- Small footprint and configurable JESD204B core☆41Updated last month
- Small footprint and configurable SPI core☆41Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆105Updated 2 years ago
- ☆44Updated 2 years ago
- ☆43Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆61Updated 10 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- PCIe analyzer experiments☆52Updated 4 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- ☆37Updated 3 years ago
- A wishbone controlled scope for FPGA's☆77Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- ice40 USB Analyzer☆57Updated 4 years ago
- LiteX based FPGA gateware for Thunderscope.☆24Updated last year
- Generic Logic Interfacing Project☆44Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago