FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
☆58Mar 16, 2023Updated 3 years ago
Alternatives and similar repositories for bscan_spi_bitstreams
Users that are interested in bscan_spi_bitstreams are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆71Nov 21, 2021Updated 4 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- ☆13Jan 5, 2014Updated 12 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆268Nov 13, 2025Updated 4 months ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- ☆39Jan 7, 2022Updated 4 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 4 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- Siglent SDS 1x0xX-E hardware information☆20Dec 5, 2018Updated 7 years ago
- USB-JTAG Adapter Using CH552☆71Jan 7, 2022Updated 4 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Mar 14, 2022Updated 4 years ago
- ☆27Feb 15, 2025Updated last year
- Alliance VLSI CAD Tools (LIP6)☆20Dec 11, 2025Updated 3 months ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- Example code for Spresense Arduino development☆15Aug 4, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A flexible, simple, yet powerful FPGA development board.☆17Feb 7, 2018Updated 8 years ago
- HW design files for Spresense boards☆39Jun 13, 2024Updated last year
- 3D PCB renderer for checking gerber files before manufacture☆20Jan 22, 2018Updated 8 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37May 25, 2022Updated 3 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 3 months ago
- ☆139Feb 16, 2026Updated last month
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago