smunaut / iuaView external linksLinks
ice40 USB Analyzer
☆57Aug 8, 2020Updated 5 years ago
Alternatives and similar repositories for iua
Users that are interested in iua are comparing it to the libraries listed below
Sorting:
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 6 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad☆21Jan 12, 2013Updated 13 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ☆63Jul 21, 2020Updated 5 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- ☆25Sep 27, 2018Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 2 weeks ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- FPGA core for ISO7816 smart card communication☆13Apr 28, 2022Updated 3 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆244Jan 2, 2026Updated last month