ice40 USB Analyzer
☆57Aug 8, 2020Updated 6 years ago
Alternatives and similar repositories for iua
Users that are interested in iua are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆44Mar 14, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- ☆26Sep 27, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆262Aug 21, 2023Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆60Feb 3, 2023Updated 3 years ago
- A simple script to build open-source FPGA tools.☆55Oct 25, 2022Updated 4 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆19Oct 24, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Low-cost ECP5 FPGA development board☆81Sep 1, 2020Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An open source USB bootloader for FPGAs☆404Sep 15, 2023Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 9 months ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆54Aug 7, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- An open source cross-platform UF2 bootloader based on the TinyUSB library☆28Jul 23, 2020Updated 6 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- USB3 SuperSpeed (5Gbps) and SuperSpeedPlus (10Gbps) for FPGAs without external chip: PHY + Device Core in LiteX.☆276Updated this week