Standard HyperRAM core for ECP5 written in Litex/Migen
☆14Dec 6, 2019Updated 6 years ago
Alternatives and similar repositories for litex-hyperram
Users that are interested in litex-hyperram are comparing it to the libraries listed below
Sorting:
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29May 26, 2019Updated 6 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆13Jun 29, 2021Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- Tiny routine to blit inline bitmap fonts from SDL, a tool to create such fonts and a small collection of those.☆20Sep 13, 2014Updated 11 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆63Nov 5, 2021Updated 4 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Basic ECP5 based GigE to SYZYGY interface.☆212Sep 18, 2023Updated 2 years ago
- ☆17Sep 15, 2015Updated 10 years ago
- Simple but Small Frame Grabber☆38Nov 22, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 6 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Acorn Atom implementation for the Ice40 (myStorm BlackIce)☆17Jun 1, 2019Updated 6 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Another tutorial for writing a Forth interpreter in assembly☆19Oct 8, 2017Updated 8 years ago