Standard HyperRAM core for ECP5 written in Litex/Migen
☆14Dec 6, 2019Updated 6 years ago
Alternatives and similar repositories for litex-hyperram
Users that are interested in litex-hyperram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 10 months ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 3 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Sep 15, 2015Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆65Nov 5, 2021Updated 4 years ago
- ☆45Mar 12, 2025Updated last year
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆14Jun 29, 2021Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- Basic ECP5 based GigE to SYZYGY interface.☆215Sep 18, 2023Updated 2 years ago
- Another tutorial for writing a Forth interpreter in assembly☆20Oct 8, 2017Updated 8 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Example designs for the Spartan7 "S7 Mini" FPGA board☆31May 26, 2019Updated 7 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago