gregdavill / litex-hyperram
Standard HyperRAM core for ECP5 written in Litex/Migen
☆14Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for litex-hyperram
- Cross compile FPGA tools☆22Updated 3 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- ☆10Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆14Updated 6 years ago
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- ☆25Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 5 years ago