gregdavill/litex-hyperram external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

gregdavill/litex-hyperram

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/gregdavill/litex-hyperram)

Close

gregdavill / litex-hyperramView on GitHubMore

• External links
• Readme badge

Standard HyperRAM core for ECP5 written in Litex/Migen

☆14Dec 6, 2019Updated 6 years ago

Alternatives and similar repositories for litex-hyperram

Users that are interested in litex-hyperram are comparing it to the libraries listed below

• ZipCPU / wbhyperram

  View on GitHub
  A cross platform, formally verified, open source, hyperRAM controller with simulator
  ☆14Feb 22, 2019Updated 7 years ago
• emeb / up5k_riscv

  View on GitHub
  There are many RISC V projects on iCE40. This one is mine.
  ☆14Jun 25, 2020Updated 5 years ago
• lawrie / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆16Oct 4, 2019Updated 6 years ago
• xobs / lxbuildenv

  View on GitHub
  Simplified environment for litex
  ☆14Oct 5, 2020Updated 5 years ago
• kbeckmann / pergola_projects

  View on GitHub
  My pergola FPGA projects
  ☆30Jun 23, 2021Updated 4 years ago
• m-labs / VexRiscv-verilog

  View on GitHub
  Using VexRiscv without installing Scala
  ☆39Nov 10, 2021Updated 4 years ago
• gatecat / SNES_MiSTer_ulx3s

  View on GitHub
  SNES for MiSTer
  ☆16Sep 5, 2025Updated 5 months ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• gtjennings1 / HyperBUS

  View on GitHub
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Jan 8, 2019Updated 7 years ago
• folknology / IceCore

  View on GitHub
  IceCore Ice40 HX based modular core
  ☆47Jan 23, 2021Updated 5 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• mithro / pmod-hdmi

  View on GitHub
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Apr 5, 2018Updated 7 years ago
• bobbl / rudolv

  View on GitHub
  RISC-V processor
  ☆32May 26, 2022Updated 3 years ago
• blackmesalabs / s7_mini_fpga

  View on GitHub
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆29May 26, 2019Updated 6 years ago
• svofski / videoconditioner

  View on GitHub
  RGB video input for Altera DE1 board + PAL Modulator
  ☆27May 15, 2023Updated 2 years ago
• phanrahan / loam

  View on GitHub
  Loam system models
  ☆16Dec 30, 2019Updated 6 years ago
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 3 years ago
• mithro / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆17Sep 2, 2019Updated 6 years ago
• kekiefer / tinyfpga-litex

  View on GitHub
  A minimal LiteX SoC definition for the TinyFPGA BX
  ☆14Jul 8, 2019Updated 6 years ago
• devbisme / tang_nano_user

  View on GitHub
  User-centered experiments with the Sipeed Tang Nano FPGA Board.
  ☆13Jun 29, 2021Updated 4 years ago
• m-labs / microscope

  View on GitHub
  Finding the bacteria in rotting FPGA designs.
  ☆14Dec 28, 2020Updated 5 years ago
• litex-hub / pythondata-cpu-rocket

  View on GitHub
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆14Jan 16, 2026Updated last month
• FPGAwars / Collection-stdio

  View on GitHub
  Icestudio collection for standard Input-Output in different devices
  ☆15Jun 28, 2024Updated last year
• wsoltys / pacedev

  View on GitHub
  Programmable Arcade Circuit Emulation
  ☆15Oct 14, 2017Updated 8 years ago
• driedfruit / SDL_inprint

  View on GitHub
  Tiny routine to blit inline bitmap fonts from SDL, a tool to create such fonts and a small collection of those.
  ☆20Sep 13, 2014Updated 11 years ago
• mattvenn / vga-clock

  View on GitHub
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆63Nov 5, 2021Updated 4 years ago
• daveshah1 / prjtrellis-dvi

  View on GitHub
  DVI video out example for prjtrellis
  ☆17Jan 20, 2019Updated 7 years ago
• mmicko / mikrobus-upduino

  View on GitHub
  Dual MikroBUS board for Upduino 2 FPGA
  ☆18May 24, 2018Updated 7 years ago
• icebreaker-fpga / icebreaker-amaranth-examples

  View on GitHub
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Oct 31, 2023Updated 2 years ago
• butterstick-fpga / butterstick-hardware

  View on GitHub
  Basic ECP5 based GigE to SYZYGY interface.
  ☆212Sep 18, 2023Updated 2 years ago
• AnttiLukats / Soft-Propeller

  View on GitHub
  ☆17Sep 15, 2015Updated 10 years ago
• gregdavill / boson-sd-hardware

  View on GitHub
  Simple but Small Frame Grabber
  ☆38Nov 22, 2021Updated 4 years ago
• tinyfpga / TinyUSB

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆43Mar 14, 2019Updated 6 years ago
• dan-rodrigues / icestation-32

  View on GitHub
  Compact FPGA game console
  ☆166Nov 14, 2023Updated 2 years ago
• mattvenn / logLUTs

  View on GitHub
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆22Oct 24, 2023Updated 2 years ago
• hoglet67 / Ice40Atom

  View on GitHub
  Acorn Atom implementation for the Ice40 (myStorm BlackIce)
  ☆17Jun 1, 2019Updated 6 years ago
• CospanDesign / nysa

  View on GitHub
  FPGA Development toolset
  ☆20Jun 15, 2017Updated 8 years ago
• asrp / forth_tutorial

  View on GitHub
  Another tutorial for writing a Forth interpreter in assembly
  ☆19Oct 8, 2017Updated 8 years ago