gregdavill / litex-hyperram
Standard HyperRAM core for ECP5 written in Litex/Migen
☆14Updated 5 years ago
Alternatives and similar repositories for litex-hyperram:
Users that are interested in litex-hyperram are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- ☆10Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 months ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- A simple script to build open-source FPGA tools.☆15Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ☆26Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago