Resource-efficient 16-bit CPU architecture for FPGA control plane
☆97Feb 20, 2025Updated last year
Alternatives and similar repositories for Boneless-CPU
Users that are interested in Boneless-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 妖刀夢渡☆63Apr 2, 2019Updated 7 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆22Aug 28, 2022Updated 3 years ago
- PicoRV☆44Feb 19, 2020Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆45Mar 12, 2025Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆26Sep 27, 2018Updated 7 years ago
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 3 months ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Acorn Atom implementation for the Ice40 (myStorm BlackIce)☆17Jun 1, 2019Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago