妖刀夢渡
☆63Apr 2, 2019Updated 6 years ago
Alternatives and similar repositories for Yumewatari
Users that are interested in Yumewatari are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- ☆44Mar 12, 2025Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- ☆10Nov 6, 2018Updated 7 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last week
- ☆15Nov 28, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 6 years ago
- Cyclone V bitstream reverse-engineering project☆131Oct 19, 2023Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- verilog FPGA code for NeTV☆63May 7, 2012Updated 13 years ago
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆28Mar 11, 2024Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 6 months ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago