妖刀夢渡
☆64Apr 2, 2019Updated 7 years ago
Alternatives and similar repositories for Yumewatari
Users that are interested in Yumewatari are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- ☆45Mar 12, 2025Updated last year
- ☆64Jul 21, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Documenting the Lattice ECP5 bit-stream format.☆463Updated this week
- Documenting Lattice's 28nm FPGA parts☆153Jul 19, 2026Updated 3 weeks ago
- Ultimate ECP5 development board☆118Jul 4, 2019Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- ☆10Nov 6, 2018Updated 7 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 5 months ago
- ☆15Nov 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 7 years ago
- Cyclone V bitstream reverse-engineering project☆136Oct 19, 2023Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆27Mar 11, 2024Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 11 months ago
- AD9361 based USB3 SDR☆129Oct 3, 2017Updated 8 years ago