shihuihong214 / P2-ViTLinks
☆10Updated last year
Alternatives and similar repositories for P2-ViT
Users that are interested in P2-ViT are comparing it to the libraries listed below
Sorting:
- ☆46Updated 2 years ago
- ☆31Updated 7 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆128Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆123Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆27Updated 4 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆106Updated 10 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆114Updated last year
- ☆21Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆137Updated 9 months ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆24Updated 2 months ago
- ☆24Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆47Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- ☆18Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- ☆35Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago