shihuihong214 / P2-ViTLinks
☆10Updated last year
Alternatives and similar repositories for P2-ViT
Users that are interested in P2-ViT are comparing it to the libraries listed below
Sorting:
- ☆10Updated 9 months ago
- ☆44Updated 2 years ago
- ☆28Updated 4 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆124Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆115Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated last month
- Open-source of MSD framework☆16Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆21Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆127Updated 6 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- NeuraLUT-Assemble☆38Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆101Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆25Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- 2020 xilinx summer school☆17Updated 5 years ago
- ☆19Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- [CVPR 2024] Offical implementation for A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network☆25Updated 8 months ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago