ChunxuGuo / SummerSchool2022Links
☆63Updated 3 years ago
Alternatives and similar repositories for SummerSchool2022
Users that are interested in SummerSchool2022 are comparing it to the libraries listed below
Sorting:
- some interesting demos for starters☆85Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆181Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆16Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated 2 weeks ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆74Updated 7 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆42Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆82Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆18Updated last year
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA☆160Updated last year
- PYNQ学习资料☆172Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆198Updated last year
- FPGA project☆230Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- ☆10Updated 3 years ago
- ☆74Updated last month
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆116Updated 3 months ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 7 years ago