ChunxuGuo / SummerSchool2022Links
☆63Updated 3 years ago
Alternatives and similar repositories for SummerSchool2022
Users that are interested in SummerSchool2022 are comparing it to the libraries listed below
Sorting:
- some interesting demos for starters☆94Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆186Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆154Updated 8 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- ☆16Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated last year
- ☆10Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- PYNQ学习资料☆174Updated 6 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Updated 3 years ago
- ☆14Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆227Updated last year
- AXI协议规范中文翻译版☆171Updated 3 years ago
- 3×3脉动阵列乘法器☆50Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- ☆36Updated last year
- FPGA project☆236Updated 3 years ago
- ☆46Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆131Updated 6 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- ☆76Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year