Open-Source HLS Examples for Microchip FPGAs
☆50Jan 23, 2026Updated 2 months ago
Alternatives and similar repositories for fpga-hls-examples
Users that are interested in fpga-hls-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 26, 2026Updated 2 weeks ago
- ☆27Feb 10, 2026Updated 2 months ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 6 months ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 7 months ago
- ☆23Sep 17, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆27Jun 18, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- High Dynamic Range imaging with Altera DE2-115.☆13Mar 1, 2021Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Mar 13, 2026Updated 3 weeks ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- ☆10Jul 6, 2015Updated 10 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆13Feb 8, 2021Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- A collection of Beamer samples in Persian☆16May 7, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 3 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- This library interfaces with the Texas Instruments BQ27441 Battery Fuel Gauge using i2c☆12Nov 29, 2023Updated 2 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆13Dec 16, 2020Updated 5 years ago
- Implementation of the BitLinear layer from: The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits☆14Sep 11, 2024Updated last year
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14Mar 5, 2025Updated last year
- ☆12Apr 9, 2018Updated 8 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- Image Registration on FPGAs☆21Aug 28, 2022Updated 3 years ago
- Source and Hardware file of PE1005S camera Module interfacing with Cypress FX3 USB 3.0☆21Feb 9, 2020Updated 6 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago