MicrochipTech / fpga-hls-examplesLinks
Open-Source HLS Examples for Microchip FPGAs
☆44Updated this week
Alternatives and similar repositories for fpga-hls-examples
Users that are interested in fpga-hls-examples are comparing it to the libraries listed below
Sorting:
- ☆58Updated 4 years ago
- BlackParrot on Zynq☆41Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆27Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆55Updated 5 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆36Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- FOS - FPGA Operating System☆68Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 2 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- Tutorials on HLS Design☆51Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- AMD Xilinx University Program Vivado tutorial☆40Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago