Open-Source HLS Examples for Microchip FPGAs
☆57Oct 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for fpga-hls-examples
Users that are interested in fpga-hls-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Oct 20, 2026Updated last week
- ☆30Oct 4, 2017Updated 9 years ago
- Triple Modular Redundancy☆33Sep 4, 2019Updated 7 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆13Jan 26, 2026Updated 9 months ago
- This is the VectorBlox™ 3.1.1 Accelerator SDK for AI/ML inference targeting Microchip's PolarFire® FPGAs and SoCs. VectorBlox™ 3.1.1 allo…☆29Sep 11, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- ☆13Feb 8, 2021Updated 5 years ago
- ☆12May 29, 2020Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- Getting started guide for learning and evaluating HDL Coder☆12Jun 24, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL PCIe Transceiver☆35Jul 2, 2020Updated 6 years ago
- ☆42Sep 19, 2026Updated last month
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- ☆11Aug 29, 2026Updated 2 months ago
- High Performance Network Laboratory WebPage☆27Sep 22, 2026Updated last month
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆16Nov 16, 2022Updated 3 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- visualization program for vlp-16 based on a viz class☆11Feb 8, 2017Updated 9 years ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated 2 months ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- ☆10May 3, 2022Updated 4 years ago
- A Y86-64 processor implemented using Verilog☆17Aug 21, 2021Updated 5 years ago
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆14Feb 5, 2026Updated 8 months ago
- PyTorch model to RTL flow for low latency inference☆132Mar 15, 2024Updated 2 years ago
- PolarFire SoC Icicle Kit Libero reference design☆55Jul 10, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆32Nov 9, 2015Updated 10 years ago
- ☆24Sep 17, 2024Updated 2 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆37Apr 20, 2021Updated 5 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆20Jul 7, 2025Updated last year
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago