Open-Source HLS Examples for Microchip FPGAs
☆53May 14, 2026Updated last week
Alternatives and similar repositories for fpga-hls-examples
Users that are interested in fpga-hls-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15May 13, 2026Updated last week
- This is the VectorBlox™ Accelerator SDK for AI/ML inference targeting Microchip's PolarFire® FPGAs and SoCs. VectorBlox™ allows software-…☆28Apr 20, 2026Updated last month
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 9 months ago
- visualization program for vlp-16 based on a viz class☆11Feb 8, 2017Updated 9 years ago
- ☆23Sep 17, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PolarFire SoC Documentation☆67Apr 28, 2026Updated 3 weeks ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- ☆30Oct 4, 2017Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆28Jun 18, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- High Dynamic Range imaging with Altera DE2-115.☆14Mar 1, 2021Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15May 12, 2026Updated last week
- ☆12May 29, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆10Jul 6, 2015Updated 10 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- ☆13May 14, 2026Updated last week
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This library interfaces with the Texas Instruments BQ27441 Battery Fuel Gauge using i2c☆12Nov 29, 2023Updated 2 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- Implementation of the BitLinear layer from: The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits☆14Sep 11, 2024Updated last year
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- ☆12Apr 9, 2018Updated 8 years ago
- Library for interfacing with Basler Cameras from Qt5/QML programs☆14May 6, 2018Updated 8 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago