MicrochipTech / fpga-hls-examplesLinks
Open-Source HLS Examples for Microchip FPGAs
☆48Updated 2 months ago
Alternatives and similar repositories for fpga-hls-examples
Users that are interested in fpga-hls-examples are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- PYNQ Composabe Overlays☆73Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆28Updated 3 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- BlackParrot on Zynq☆47Updated 7 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- ☆67Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- FOS - FPGA Operating System☆72Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- SpinalHDL Hardware Math Library☆92Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago