yutongshen / RISC-V_SoC
☆35Updated last year
Alternatives and similar repositories for RISC-V_SoC:
Users that are interested in RISC-V_SoC are comparing it to the libraries listed below
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆30Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆26Updated 2 years ago
- ☆29Updated last month
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 3 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆197Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- Pure digital components of a UCIe controller☆57Updated last week
- Computer-Aided VLSI System Design☆18Updated 5 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Simple 3-stage pipeline RISC-V processor☆139Updated 10 months ago
- ☆53Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆11Updated 3 years ago
- ☆28Updated last year
- BlackParrot on Zynq☆35Updated 3 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆140Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Advanced Architecture Labs with CVA6☆55Updated last year
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated this week
- ☆16Updated last week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆26Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated last week
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago