☆48Jul 2, 2023Updated 2 years ago
Alternatives and similar repositories for RISC-V_SoC
Users that are interested in RISC-V_SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Feb 10, 2025Updated last year
- SoC for muntjac☆13Jun 18, 2025Updated 9 months ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- ☆12May 27, 2024Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last week
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆159Sep 9, 2024Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆42Oct 6, 2024Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆107Apr 28, 2025Updated 10 months ago
- ☆13Jul 28, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- Basic LLVM passes☆17Oct 7, 2018Updated 7 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- 更優質的選課網站 | A new site for NCKU course enrollment☆44Feb 24, 2025Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆13Updated this week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆37Jun 22, 2023Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- NCTU OSDI 2020☆28Sep 3, 2020Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Polar Codes Implementation on Vhdl☆14Jun 4, 2016Updated 9 years ago
- ☆13Oct 20, 2020Updated 5 years ago
- Documentation page of omnizart project☆11Dec 19, 2021Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆70Feb 13, 2025Updated last year
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- Convert a Image to a COE file for Vivado☆10Apr 14, 2025Updated 11 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago