yutongshen / RISC-V_SoCLinks
☆36Updated last year
Alternatives and similar repositories for RISC-V_SoC
Users that are interested in RISC-V_SoC are comparing it to the libraries listed below
Sorting:
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆30Updated last year
- 伴伴學 RISC-V RV32I Architecture CPU☆28Updated 2 years ago
- Computer-Aided VLSI System Design☆20Updated 7 months ago
- Simple 3-stage pipeline RISC-V processor☆139Updated last year
- ☆58Updated 4 years ago
- ☆30Updated 3 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- RISC-V Verification Interface☆92Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 5 months ago
- Pure digital components of a UCIe controller☆63Updated this week
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 3 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Brief SystemC getting started tutorial☆89Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- A simple superscalar out-of-order RISC-V microprocessor☆205Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- ☆12Updated 4 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆15Updated 10 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago