chipsalliance / caliptra-rtlLinks
HW Design Collateral for Caliptra RoT IP
☆112Updated this week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below
Sorting:
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- ☆97Updated 2 years ago
- ☆35Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- RISC-V System on Chip Template☆159Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated last month
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- A demo system for Ibex including debug support and some peripherals☆78Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- ☆90Updated last month
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- IOPMP IP☆19Updated 2 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- RISC-V Verification Interface☆107Updated last week
- FPGA tool performance profiling☆102Updated last year