HW Design Collateral for Caliptra RoT IP
☆136Apr 30, 2026Updated last week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆41Updated this week
- Caliptra IP and firmware for integrated Root of Trust block☆404Apr 24, 2026Updated 2 weeks ago
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆149May 1, 2026Updated last week
- Caliptra MCU Software☆28May 1, 2026Updated last week
- ☆14Jun 7, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆49Apr 30, 2026Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 6 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 6 months ago
- ☆25Sep 29, 2025Updated 7 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆118Sep 24, 2025Updated 7 months ago
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆21Apr 30, 2026Updated last week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆87Feb 5, 2026Updated 3 months ago
- Chisel NVMe controller☆27Nov 24, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Verilog hardware abstraction library☆50Apr 23, 2026Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆411Updated this week
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Mar 28, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆286May 21, 2025Updated 11 months ago
- VeeR EL2 Core☆336Updated this week
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- Simple UVM environment for experimenting with Verilator.☆38Apr 29, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A simple superscalar out-of-order RISC-V microprocessor☆247Feb 24, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆147Mar 6, 2026Updated 2 months ago
- OpenTitan: Open source silicon root of trust☆3,340Updated this week
- Basic Common Modules☆48Apr 30, 2026Updated last week
- SILVER - Statistical Independence and Leakage Verification☆16Jun 6, 2025Updated 11 months ago
- ☆35Apr 28, 2026Updated last week