HW Design Collateral for Caliptra RoT IP
☆133Mar 27, 2026Updated this week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆40Updated this week
- Caliptra IP and firmware for integrated Root of Trust block☆388Mar 17, 2026Updated last week
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆145Updated this week
- Caliptra MCU Software☆25Mar 20, 2026Updated last week
- ☆14Jun 7, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆49Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 5 months ago
- ☆25Sep 29, 2025Updated 6 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 6 months ago
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆21Updated this week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Verilog hardware abstraction library☆50Mar 22, 2026Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆407Updated this week
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆274May 21, 2025Updated 10 months ago
- VeeR EL2 Core☆326Mar 12, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆144Mar 6, 2026Updated 3 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- OpenTitan: Open source silicon root of trust☆3,252Updated this week
- Basic Common Modules☆46Mar 18, 2026Updated last week
- SILVER - Statistical Independence and Leakage Verification☆15Jun 6, 2025Updated 9 months ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week