HW Design Collateral for Caliptra RoT IP
☆148Jul 28, 2026Updated this week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆47Updated this week
- Caliptra IP and firmware for integrated Root of Trust block☆444Updated this week
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆163Updated this week
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆26Updated this week
- Caliptra MCU Software☆37Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆59Updated this week
- ☆54Jul 16, 2026Updated last week
- Standardization of security reviews for datacenter products☆30Updated this week
- Linux applications to manage, test and develop devices supporting DMTF Security Protocol and Data Model (SPDM)☆19Jun 8, 2026Updated last month
- APB Logic☆27Jul 2, 2026Updated 3 weeks ago
- ☆16May 25, 2026Updated 2 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆33Nov 3, 2025Updated 8 months ago
- VeeR EL2 Core☆342Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Filelist generator☆21Jun 23, 2026Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆253Feb 24, 2025Updated last year
- OpenTitan: Open source silicon root of trust☆3,569Updated this week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- High quality and composable RTL libraries in SystemVerilog☆44Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆25Sep 29, 2025Updated 9 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- Superscalar dual-issue RISC-V processor☆19Jul 21, 2026Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 10 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- A repository to define IETF RATS Concise Reference Integrity Manifest (CoRIM) Data Format Standard for supplying Reference Values and En…☆17Updated this week
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- Security Project☆106Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 3 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆421Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemC/TLM-2.0 Co-simulation framework☆300Jun 26, 2026Updated last month
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- ☆22Sep 26, 2025Updated 10 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,638Updated this week