HW Design Collateral for Caliptra RoT IP
☆133Mar 7, 2026Updated this week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆39Updated this week
- Caliptra IP and firmware for integrated Root of Trust block☆383Updated this week
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆144Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- ☆14Jun 7, 2021Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Caliptra MCU Software☆24Mar 1, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆45Updated this week
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆113Sep 24, 2025Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 4 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆18Updated this week
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- ☆25Sep 29, 2025Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 28, 2026Updated last week
- Verilog hardware abstraction library☆46Updated this week
- RISC-V out-of-order core for education and research purposes☆81Updated this week
- ☆34Feb 17, 2026Updated 2 weeks ago
- ☆24Apr 18, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆271Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- Opensource DDR3 Controller☆420Jan 18, 2026Updated last month