HW Design Collateral for Caliptra RoT IP
☆141Jun 14, 2026Updated this week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆45Jun 10, 2026Updated last week
- Caliptra IP and firmware for integrated Root of Trust block☆419Jun 11, 2026Updated last week
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆153Updated this week
- Caliptra MCU Software☆33Updated this week
- ☆15May 25, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆54Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 7 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 8 months ago
- ☆25Sep 29, 2025Updated 8 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆119Sep 24, 2025Updated 8 months ago
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆22Updated this week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆91Feb 5, 2026Updated 4 months ago
- Chisel NVMe controller☆28Nov 24, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Verilog hardware abstraction library☆53May 24, 2026Updated 3 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆413May 29, 2026Updated 2 weeks ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆39Mar 28, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jun 10, 2026Updated last week
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆296May 21, 2025Updated last year
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated last week
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆146Updated this week
- OpenTitan: Open source silicon root of trust☆3,475Updated this week
- Basic Common Modules☆48Updated this week
- SILVER - Statistical Independence and Leakage Verification☆17Jun 6, 2025Updated last year
- ☆35Updated this week