chipsalliance / caliptra-rtlLinks
HW Design Collateral for Caliptra RoT IP
☆113Updated this week
Alternatives and similar repositories for caliptra-rtl
Users that are interested in caliptra-rtl are comparing it to the libraries listed below
Sorting:
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆58Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆190Updated last year
- ☆35Updated 10 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- ☆99Updated 2 years ago
- ☆42Updated 3 years ago
- ☆89Updated 2 months ago
- RISC-V Verification Interface☆108Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated last month
- ☆70Updated 5 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆31Updated this week
- RISC-V IOMMU Specification☆136Updated last week