Source-Opened RISCV for Crypto
☆18Jan 18, 2022Updated 4 years ago
Alternatives and similar repositories for soric_project
Users that are interested in soric_project are comparing it to the libraries listed below
Sorting:
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- I2C master/slave Core☆14Jul 17, 2014Updated 11 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- ☆15Jul 14, 2024Updated last year
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- 64-bit multicore Linux-capable RISC-V processor☆106Apr 28, 2025Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- ☆37Feb 20, 2026Updated last week
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A demo system for Ibex including debug support and some peripherals☆90Jan 21, 2026Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- Open Source AES☆31Oct 6, 2025Updated 4 months ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago