Source-Opened RISCV for Crypto
☆18Jan 18, 2022Updated 4 years ago
Alternatives and similar repositories for soric_project
Users that are interested in soric_project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV64IMAC modelling using System Verilog HDL☆25Aug 10, 2024Updated last year
- Open source tools for IC design☆13Dec 12, 2024Updated last year
- ☆15Jul 14, 2024Updated last year
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 9 months ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 6 months ago
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 6 months ago
- AES-128 Encryption☆11Jul 17, 2014Updated 11 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆128Jul 22, 2021Updated 4 years ago
- ☆21Jan 25, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wavious DDR (WDDR) Physical interface (PHY) Software☆25Feb 16, 2022Updated 4 years ago
- VLSI placement and routing tool☆17Dec 20, 2025Updated 5 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- The OpenPiton Platform☆31May 22, 2023Updated 3 years ago
- ☆39May 7, 2026Updated 2 weeks ago
- LAYout with Gridded Objects☆34Jun 18, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25Feb 22, 2024Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆17May 9, 2024Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Command-line utility to return Zotero record field values given a Zotero select link, an item key, or even just a file attachment☆10Dec 23, 2023Updated 2 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- ZCU102 two IMX274 camera design.☆12Feb 3, 2023Updated 3 years ago
- Top-level repository including all relevant BESSPIN repository☆28Jan 3, 2022Updated 4 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- ☆19Jul 12, 2024Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago