comparch-security / cpu-sec-bench

Related projects ⓘ

Alternatives and complementary repositories for cpu-sec-bench

• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated last month
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆25Updated 4 years ago
• efeslab / dolma
  ☆12Updated 3 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 4 years ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 5 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• compsec-snu / specdoctor
  ☆18Updated last year
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated this week
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆57Updated 4 years ago
• compsec-snu / difuzz-rtl
  ☆74Updated 5 months ago
• googleinterns / hw-fuzzing
  ☆77Updated last year
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• cwfletcher / stt
  ☆34Updated 3 years ago
• Compass-All / CCS22-StrongBox
  ☆30Updated 2 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆13Updated 4 years ago
• vul337 / cfi-eval
  ☆20Updated 3 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆27Updated last year
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• PittECEArch / AdversarialPrefetch
  ☆18Updated 2 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆11Updated last year
• vusec / tlbdr
  ☆17Updated 2 years ago
• sslab-gatech / SNAP
  ☆12Updated 2 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 3 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated 3 weeks ago
• miaochenlu / arch_sec_papers
  ☆14Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆42Updated 5 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆53Updated 3 months ago