comparch-security / cpu-sec-bench
Security Test Benchmark for Computer Architectures
☆20Updated this week
Related projects ⓘ
Alternatives and complementary repositories for cpu-sec-bench
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆19Updated last year
- ☆12Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated last week
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- ☆17Updated 2 years ago
- ☆74Updated 5 months ago
- ☆34Updated 3 years ago
- RISC-V Security HC admin repo☆15Updated last month
- Reload+Refresh PoC☆13Updated 4 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆14Updated 3 weeks ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated 2 years ago
- ☆20Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆27Updated last year
- ☆21Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆42Updated 5 years ago
- ☆18Updated 6 years ago
- bogo for ASPLOS'19☆9Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆54Updated 3 months ago